|
| 1 | +// MIR for `inclusive_loop` after PreCodegen |
| 2 | + |
| 3 | +fn inclusive_loop(_1: u32, _2: u32, _3: impl Fn(u32)) -> () { |
| 4 | + debug start => _1; // in scope 0 at $DIR/range_iter.rs:+0:23: +0:28 |
| 5 | + debug end => _2; // in scope 0 at $DIR/range_iter.rs:+0:35: +0:38 |
| 6 | + debug f => _3; // in scope 0 at $DIR/range_iter.rs:+0:45: +0:46 |
| 7 | + let mut _0: (); // return place in scope 0 at $DIR/range_iter.rs:+0:62: +0:62 |
| 8 | + let mut _4: std::ops::RangeInclusive<u32>; // in scope 0 at $DIR/range_iter.rs:+1:14: +1:25 |
| 9 | + let mut _5: std::ops::RangeInclusive<u32>; // in scope 0 at $DIR/range_iter.rs:+1:14: +1:25 |
| 10 | + let _6: (); // in scope 0 at $DIR/range_iter.rs:+1:14: +1:25 |
| 11 | + let mut _7: std::option::Option<u32>; // in scope 0 at $DIR/range_iter.rs:+1:14: +1:25 |
| 12 | + let mut _8: &mut std::ops::RangeInclusive<u32>; // in scope 0 at $DIR/range_iter.rs:+1:14: +1:25 |
| 13 | + let mut _9: isize; // in scope 0 at $DIR/range_iter.rs:+1:5: +3:6 |
| 14 | + let mut _11: &impl Fn(u32); // in scope 0 at $DIR/range_iter.rs:+2:9: +2:10 |
| 15 | + let mut _12: (u32,); // in scope 0 at $DIR/range_iter.rs:+2:9: +2:13 |
| 16 | + scope 1 { |
| 17 | + debug iter => _5; // in scope 1 at $DIR/range_iter.rs:+1:14: +1:25 |
| 18 | + let _10: u32; // in scope 1 at $DIR/range_iter.rs:+1:9: +1:10 |
| 19 | + scope 2 { |
| 20 | + debug x => _10; // in scope 2 at $DIR/range_iter.rs:+1:9: +1:10 |
| 21 | + } |
| 22 | + scope 5 (inlined iter::range::<impl Iterator for RangeInclusive<u32>>::next) { // at $DIR/range_iter.rs:28:14: 28:25 |
| 23 | + debug self => _8; // in scope 5 at $SRC_DIR/core/src/iter/range.rs:LL:COL |
| 24 | + } |
| 25 | + } |
| 26 | + scope 3 (inlined RangeInclusive::<u32>::new) { // at $DIR/range_iter.rs:28:14: 28:25 |
| 27 | + debug start => _1; // in scope 3 at $SRC_DIR/core/src/ops/range.rs:LL:COL |
| 28 | + debug end => _2; // in scope 3 at $SRC_DIR/core/src/ops/range.rs:LL:COL |
| 29 | + } |
| 30 | + scope 4 (inlined <RangeInclusive<u32> as IntoIterator>::into_iter) { // at $DIR/range_iter.rs:28:14: 28:25 |
| 31 | + debug self => _4; // in scope 4 at $SRC_DIR/core/src/iter/traits/collect.rs:LL:COL |
| 32 | + } |
| 33 | + |
| 34 | + bb0: { |
| 35 | + _4 = RangeInclusive::<u32> { start: _1, end: _2, exhausted: const false }; // scope 3 at $SRC_DIR/core/src/ops/range.rs:LL:COL |
| 36 | + StorageLive(_5); // scope 0 at $DIR/range_iter.rs:+1:14: +1:25 |
| 37 | + _5 = move _4; // scope 0 at $DIR/range_iter.rs:+1:14: +1:25 |
| 38 | + goto -> bb1; // scope 1 at $DIR/range_iter.rs:+1:5: +3:6 |
| 39 | + } |
| 40 | + |
| 41 | + bb1: { |
| 42 | + StorageLive(_7); // scope 1 at $DIR/range_iter.rs:+1:14: +1:25 |
| 43 | + _8 = &mut _5; // scope 1 at $DIR/range_iter.rs:+1:14: +1:25 |
| 44 | + _7 = <RangeInclusive<u32> as iter::range::RangeInclusiveIteratorImpl>::spec_next(_8) -> [return: bb9, unwind: bb7]; // scope 5 at $SRC_DIR/core/src/iter/range.rs:LL:COL |
| 45 | + // mir::Constant |
| 46 | + // + span: $SRC_DIR/core/src/iter/range.rs:LL:COL |
| 47 | + // + literal: Const { ty: for<'a> fn(&'a mut RangeInclusive<u32>) -> Option<<RangeInclusive<u32> as iter::range::RangeInclusiveIteratorImpl>::Item> {<RangeInclusive<u32> as iter::range::RangeInclusiveIteratorImpl>::spec_next}, val: Value(<ZST>) } |
| 48 | + } |
| 49 | + |
| 50 | + bb2: { |
| 51 | + _10 = ((_7 as Some).0: u32); // scope 1 at $DIR/range_iter.rs:+1:9: +1:10 |
| 52 | + StorageLive(_11); // scope 2 at $DIR/range_iter.rs:+2:9: +2:10 |
| 53 | + _11 = &_3; // scope 2 at $DIR/range_iter.rs:+2:9: +2:10 |
| 54 | + StorageLive(_12); // scope 2 at $DIR/range_iter.rs:+2:9: +2:13 |
| 55 | + _12 = (_10,); // scope 2 at $DIR/range_iter.rs:+2:9: +2:13 |
| 56 | + _6 = <impl Fn(u32) as Fn<(u32,)>>::call(move _11, move _12) -> [return: bb5, unwind: bb7]; // scope 2 at $DIR/range_iter.rs:+2:9: +2:13 |
| 57 | + // mir::Constant |
| 58 | + // + span: $DIR/range_iter.rs:29:9: 29:10 |
| 59 | + // + literal: Const { ty: for<'a> extern "rust-call" fn(&'a impl Fn(u32), (u32,)) -> <impl Fn(u32) as FnOnce<(u32,)>>::Output {<impl Fn(u32) as Fn<(u32,)>>::call}, val: Value(<ZST>) } |
| 60 | + } |
| 61 | + |
| 62 | + bb3: { |
| 63 | + unreachable; // scope 1 at $DIR/range_iter.rs:+1:14: +1:25 |
| 64 | + } |
| 65 | + |
| 66 | + bb4: { |
| 67 | + StorageDead(_7); // scope 1 at $DIR/range_iter.rs:+3:5: +3:6 |
| 68 | + StorageDead(_5); // scope 0 at $DIR/range_iter.rs:+3:5: +3:6 |
| 69 | + drop(_3) -> bb6; // scope 0 at $DIR/range_iter.rs:+4:1: +4:2 |
| 70 | + } |
| 71 | + |
| 72 | + bb5: { |
| 73 | + StorageDead(_12); // scope 2 at $DIR/range_iter.rs:+2:12: +2:13 |
| 74 | + StorageDead(_11); // scope 2 at $DIR/range_iter.rs:+2:12: +2:13 |
| 75 | + StorageDead(_7); // scope 1 at $DIR/range_iter.rs:+3:5: +3:6 |
| 76 | + goto -> bb1; // scope 1 at $DIR/range_iter.rs:+1:5: +3:6 |
| 77 | + } |
| 78 | + |
| 79 | + bb6: { |
| 80 | + return; // scope 0 at $DIR/range_iter.rs:+4:2: +4:2 |
| 81 | + } |
| 82 | + |
| 83 | + bb7 (cleanup): { |
| 84 | + drop(_3) -> [return: bb8, unwind terminate]; // scope 0 at $DIR/range_iter.rs:+4:1: +4:2 |
| 85 | + } |
| 86 | + |
| 87 | + bb8 (cleanup): { |
| 88 | + resume; // scope 0 at $DIR/range_iter.rs:+0:1: +4:2 |
| 89 | + } |
| 90 | + |
| 91 | + bb9: { |
| 92 | + _9 = discriminant(_7); // scope 1 at $DIR/range_iter.rs:+1:14: +1:25 |
| 93 | + switchInt(move _9) -> [0: bb4, 1: bb2, otherwise: bb3]; // scope 1 at $DIR/range_iter.rs:+1:14: +1:25 |
| 94 | + } |
| 95 | +} |
0 commit comments