Skip to content

Commit 7c9d7b7

Browse files
Revert "[AMDGPU] Add [[maybe_unused]] to several unused functions (NFC)"
This reverts commit fff1680. We no longer need this workaround after 053478b.
1 parent f7f8bae commit 7c9d7b7

File tree

1 file changed

+10
-10
lines changed

1 file changed

+10
-10
lines changed

llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp

Lines changed: 10 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -262,9 +262,9 @@ DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9(VS_32, OPW16, 16)
262262
DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9(VS_32, OPW32, 32)
263263
DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9(SReg_32, OPW32, 32)
264264

265-
[[maybe_unused]] static DecodeStatus
266-
DecodeVGPR_16RegisterClass(MCInst &Inst, unsigned Imm, uint64_t /*Addr*/,
267-
const MCDisassembler *Decoder) {
265+
static DecodeStatus DecodeVGPR_16RegisterClass(MCInst &Inst, unsigned Imm,
266+
uint64_t /*Addr*/,
267+
const MCDisassembler *Decoder) {
268268
assert(isUInt<10>(Imm) && "10-bit encoding expected");
269269
assert((Imm & (1 << 8)) == 0 && "Imm{8} should not be used");
270270

@@ -274,7 +274,7 @@ DecodeVGPR_16RegisterClass(MCInst &Inst, unsigned Imm, uint64_t /*Addr*/,
274274
return addOperand(Inst, DAsm->createVGPR16Operand(RegIdx, IsHi));
275275
}
276276

277-
[[maybe_unused]] static DecodeStatus
277+
static DecodeStatus
278278
DecodeVGPR_16_Lo128RegisterClass(MCInst &Inst, unsigned Imm, uint64_t /*Addr*/,
279279
const MCDisassembler *Decoder) {
280280
assert(isUInt<8>(Imm) && "8-bit encoding expected");
@@ -285,9 +285,9 @@ DecodeVGPR_16_Lo128RegisterClass(MCInst &Inst, unsigned Imm, uint64_t /*Addr*/,
285285
return addOperand(Inst, DAsm->createVGPR16Operand(RegIdx, IsHi));
286286
}
287287

288-
[[maybe_unused]] static DecodeStatus
289-
decodeOperand_VSrcT16_Lo128(MCInst &Inst, unsigned Imm, uint64_t /*Addr*/,
290-
const MCDisassembler *Decoder) {
288+
static DecodeStatus decodeOperand_VSrcT16_Lo128(MCInst &Inst, unsigned Imm,
289+
uint64_t /*Addr*/,
290+
const MCDisassembler *Decoder) {
291291
assert(isUInt<9>(Imm) && "9-bit encoding expected");
292292

293293
const auto *DAsm = static_cast<const AMDGPUDisassembler *>(Decoder);
@@ -301,9 +301,9 @@ decodeOperand_VSrcT16_Lo128(MCInst &Inst, unsigned Imm, uint64_t /*Addr*/,
301301
Imm & 0xFF, false, 16));
302302
}
303303

304-
[[maybe_unused]] static DecodeStatus
305-
decodeOperand_VSrcT16(MCInst &Inst, unsigned Imm, uint64_t /*Addr*/,
306-
const MCDisassembler *Decoder) {
304+
static DecodeStatus decodeOperand_VSrcT16(MCInst &Inst, unsigned Imm,
305+
uint64_t /*Addr*/,
306+
const MCDisassembler *Decoder) {
307307
assert(isUInt<10>(Imm) && "10-bit encoding expected");
308308

309309
const auto *DAsm = static_cast<const AMDGPUDisassembler *>(Decoder);

0 commit comments

Comments
 (0)