Skip to content

Commit 8e7baf3

Browse files
committed
Make f128 docs mention lack of any normal platform support
Co-authored-by: Jubilee <[email protected]> Update library/core/src/primitive_docs.rs Remove orphaned doc link and clean up grammar a bit Update library/core/src/primitive_docs.rs
1 parent e51d8ac commit 8e7baf3

File tree

1 file changed

+5
-5
lines changed

1 file changed

+5
-5
lines changed

Diff for: core/src/primitive_docs.rs

+5-5
Original file line numberDiff line numberDiff line change
@@ -1187,15 +1187,15 @@ mod prim_f64 {}
11871187
/// as many bits as `f64`. Please see [the documentation for [`prim@f32`] or [Wikipedia on
11881188
/// quad-precision values][wikipedia] for more information.
11891189
///
1190-
/// Note that no platforms have hardware support for `f128` without enabling target specific features
1191-
/// (and [only some consumer level hardware has support][wikipedia-support], for example RISC-V has support, but
1192-
/// neither amd64 nor aarch64 has support), in which case a software implementation will be used. This can be
1193-
/// significantly slower than using `f64`.
1190+
/// Note that no platforms have hardware support for `f128` without enabling target specific features,
1191+
/// as for all instruction set architectures `f128` is considered an optional feature.
1192+
/// Only Power ISA ("PowerPC") and RISCV specify it, and only certain microarchitectures
1193+
/// actually implement it. For x86-64 and AArch64, ISA support is not even specified,
1194+
/// so it will always be a software implementation significantly slower than `f64`.
11941195
///
11951196
/// *[See also the `std::f128::consts` module](crate::f128::consts).*
11961197
///
11971198
/// [wikipedia]: https://en.wikipedia.org/wiki/Quadruple-precision_floating-point_format
1198-
/// [wikipedia-support]: https://en.wikipedia.org/wiki/Quadruple-precision_floating-point_format#Hardware_support
11991199
#[unstable(feature = "f128", issue = "116909")]
12001200
mod prim_f128 {}
12011201

0 commit comments

Comments
 (0)