forked from espressif/arduino-esp32
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathES8388.h
1093 lines (893 loc) · 43.2 KB
/
ES8388.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
This is a very basic driver for the ES8388 based on the driver written by
me for NuttX. It is not complete and is missing master mode, mono mode,many
features and configuration options. You can use readReg and writeReg to
access the registers directly and configure missing features. Feel free to
contribute by adding missing features and improving the driver.
It is intended to be used only with arduino-esp32.
The default configuration can be found in the ES8388.h file.
This was only tested with the ESP32-LyraT board using 44100Hz 16-bit stereo
audio. It may not work with other configurations.
Created for arduino-esp32 on 20 Dec, 2023
by Lucas Saavedra Vaz (lucasssvaz)
*/
#pragma once
#include "ESP_I2S.h"
#include "Wire.h"
/****************************************************************************
* Pre-processor Definitions
****************************************************************************/
#define ES8388_DAC_CHVOL_DB(v) (2*v/3 + 30)
/* Registers Addresses ******************************************************/
#define ES8388_CONTROL1 0x00
#define ES8388_CONTROL2 0x01
#define ES8388_CHIPPOWER 0x02
#define ES8388_ADCPOWER 0x03
#define ES8388_DACPOWER 0x04
#define ES8388_CHIPLOPOW1 0x05
#define ES8388_CHIPLOPOW2 0x06
#define ES8388_ANAVOLMANAG 0x07
#define ES8388_MASTERMODE 0x08
#define ES8388_ADCCONTROL1 0x09
#define ES8388_ADCCONTROL2 0x0a
#define ES8388_ADCCONTROL3 0x0b
#define ES8388_ADCCONTROL4 0x0c
#define ES8388_ADCCONTROL5 0x0d
#define ES8388_ADCCONTROL6 0x0e
#define ES8388_ADCCONTROL7 0x0f
#define ES8388_ADCCONTROL8 0x10
#define ES8388_ADCCONTROL9 0x11
#define ES8388_ADCCONTROL10 0x12
#define ES8388_ADCCONTROL11 0x13
#define ES8388_ADCCONTROL12 0x14
#define ES8388_ADCCONTROL13 0x15
#define ES8388_ADCCONTROL14 0x16
#define ES8388_DACCONTROL1 0x17
#define ES8388_DACCONTROL2 0x18
#define ES8388_DACCONTROL3 0x19
#define ES8388_DACCONTROL4 0x1a
#define ES8388_DACCONTROL5 0x1b
#define ES8388_DACCONTROL6 0x1c
#define ES8388_DACCONTROL7 0x1d
#define ES8388_DACCONTROL8 0x1e
#define ES8388_DACCONTROL9 0x1f
#define ES8388_DACCONTROL10 0x20
#define ES8388_DACCONTROL11 0x21
#define ES8388_DACCONTROL12 0x22
#define ES8388_DACCONTROL13 0x23
#define ES8388_DACCONTROL14 0x24
#define ES8388_DACCONTROL15 0x25
#define ES8388_DACCONTROL16 0x26
#define ES8388_DACCONTROL17 0x27
#define ES8388_DACCONTROL18 0x28
#define ES8388_DACCONTROL19 0x29
#define ES8388_DACCONTROL20 0x2a
#define ES8388_DACCONTROL21 0x2b
#define ES8388_DACCONTROL22 0x2c
#define ES8388_DACCONTROL23 0x2d
#define ES8388_DACCONTROL24 0x2e
#define ES8388_DACCONTROL25 0x2f
#define ES8388_DACCONTROL26 0x30
#define ES8388_DACCONTROL27 0x31
#define ES8388_DACCONTROL28 0x32
#define ES8388_DACCONTROL29 0x33
#define ES8388_DACCONTROL30 0x34
/* Register Power-up Default Values *****************************************/
#define ES8388_CONTROL1_DEFAULT 0x06
#define ES8388_CONTROL2_DEFAULT 0x5c
#define ES8388_CHIPPOWER_DEFAULT 0xc3
#define ES8388_ADCPOWER_DEFAULT 0xfc
#define ES8388_DACPOWER_DEFAULT 0xc0
#define ES8388_CHIPLOPOW1_DEFAULT 0x00
#define ES8388_CHIPLOPOW2_DEFAULT 0x00
#define ES8388_ANAVOLMANAG_DEFAULT 0x7c
#define ES8388_MASTERMODE_DEFAULT 0x80
#define ES8388_ADCCONTROL1_DEFAULT 0x00
#define ES8388_ADCCONTROL2_DEFAULT 0x00
#define ES8388_ADCCONTROL3_DEFAULT 0x02
#define ES8388_ADCCONTROL4_DEFAULT 0x00
#define ES8388_ADCCONTROL5_DEFAULT 0x06
#define ES8388_ADCCONTROL6_DEFAULT 0x30
#define ES8388_ADCCONTROL7_DEFAULT 0x20
#define ES8388_ADCCONTROL8_DEFAULT 0xc0
#define ES8388_ADCCONTROL9_DEFAULT 0xc0
#define ES8388_ADCCONTROL10_DEFAULT 0x38
#define ES8388_ADCCONTROL11_DEFAULT 0xb0
#define ES8388_ADCCONTROL12_DEFAULT 0x32
#define ES8388_ADCCONTROL13_DEFAULT 0x06
#define ES8388_ADCCONTROL14_DEFAULT 0x00
#define ES8388_DACCONTROL1_DEFAULT 0x00
#define ES8388_DACCONTROL2_DEFAULT 0x06
#define ES8388_DACCONTROL3_DEFAULT 0x22
#define ES8388_DACCONTROL4_DEFAULT 0xc0
#define ES8388_DACCONTROL5_DEFAULT 0xc0
#define ES8388_DACCONTROL6_DEFAULT 0x08
#define ES8388_DACCONTROL7_DEFAULT 0x00
#define ES8388_DACCONTROL8_DEFAULT 0x1f
#define ES8388_DACCONTROL9_DEFAULT 0xf7
#define ES8388_DACCONTROL10_DEFAULT 0xfd
#define ES8388_DACCONTROL11_DEFAULT 0xff
#define ES8388_DACCONTROL12_DEFAULT 0x1f
#define ES8388_DACCONTROL13_DEFAULT 0xf7
#define ES8388_DACCONTROL14_DEFAULT 0xfd
#define ES8388_DACCONTROL15_DEFAULT 0xff
#define ES8388_DACCONTROL16_DEFAULT 0x00
#define ES8388_DACCONTROL17_DEFAULT 0x38
#define ES8388_DACCONTROL18_DEFAULT 0x28
#define ES8388_DACCONTROL19_DEFAULT 0x28
#define ES8388_DACCONTROL20_DEFAULT 0x38
#define ES8388_DACCONTROL21_DEFAULT 0x00
#define ES8388_DACCONTROL22_DEFAULT 0x00
#define ES8388_DACCONTROL23_DEFAULT 0x00
#define ES8388_DACCONTROL24_DEFAULT 0x00
#define ES8388_DACCONTROL25_DEFAULT 0x00
#define ES8388_DACCONTROL26_DEFAULT 0x00
#define ES8388_DACCONTROL27_DEFAULT 0x00
#define ES8388_DACCONTROL28_DEFAULT 0x00
#define ES8388_DACCONTROL29_DEFAULT 0xaa
#define ES8388_DACCONTROL30_DEFAULT 0xaa
/* Register Bit Definitions *************************************************/
/* 0x00 Chip Control 1 */
#define ES8388_VMIDSEL_SHIFT (0)
#define ES8388_VMIDSEL_BITMASK (0x03 << ES8388_VMIDSEL_SHIFT)
#define ES8388_VMIDSEL_DISABLE (0 << ES8388_VMIDSEL_SHIFT)
#define ES8388_VMIDSEL_50K (1 << ES8388_VMIDSEL_SHIFT)
#define ES8388_VMIDSEL_500K (2 << ES8388_VMIDSEL_SHIFT)
#define ES8388_VMIDSEL_5K (3 << ES8388_VMIDSEL_SHIFT)
#define ES8388_ENREF_SHIFT (2)
#define ES8388_ENREF_BITMASK (0x01 << ES8388_ENREF_SHIFT)
#define ES8388_ENREF_DISABLE (0 << ES8388_ENREF_SHIFT)
#define ES8388_ENREF_ENABLE (1 << ES8388_ENREF_SHIFT)
#define ES8388_SEQEN_SHIFT (3)
#define ES8388_SEQEN_BITMASK (0x01 << ES8388_SEQEN_SHIFT)
#define ES8388_SEQEN_DISABLE (0 << ES8388_SEQEN_SHIFT)
#define ES8388_SEQEN_ENABLE (1 << ES8388_SEQEN_SHIFT)
#define ES8388_SAMEFS_SHIFT (4)
#define ES8388_SAMEFS_BITMASK (0x01 << ES8388_SAMEFS_SHIFT)
#define ES8388_SAMEFS_DIFFER (0 << ES8388_SAMEFS_SHIFT)
#define ES8388_SAMEFS_SAME (1 << ES8388_SAMEFS_SHIFT)
#define ES8388_DACMCLK_SHIFT (5)
#define ES8388_DACMCLK_BITMASK (0x01 << ES8388_DACMCLK_SHIFT)
#define ES8388_DACMCLK_ADCMCLK (0 << ES8388_DACMCLK_SHIFT)
#define ES8388_DACMCLK_DACMCLK (1 << ES8388_DACMCLK_SHIFT)
#define ES8388_LRCM_SHIFT (6)
#define ES8388_LRCM_BITMASK (0x01 << ES8388_LRCM_SHIFT)
#define ES8388_LRCM_ISOLATED (0 << ES8388_LRCM_SHIFT)
#define ES8388_LRCM_ALL (1 << ES8388_LRCM_SHIFT)
#define ES8388_SCPRESET_SHIFT (7)
#define ES8388_SCPRESET_BITMASK (0x01 << ES8388_SCPRESET_SHIFT)
#define ES8388_SCPRESET_NORMAL (0 << ES8388_SCPRESET_SHIFT)
#define ES8388_SCPRESET_RESET (1 << ES8388_SCPRESET_SHIFT)
/* 0x01 Chip Control 2 */
#define ES8388_PDNVREFBUF_SHIFT (0)
#define ES8388_PDNVREFBUF_BITMASK (0x01 << ES8388_PDNVREFBUF_SHIFT)
#define ES8388_PDNVREFBUF_NORMAL (0 << ES8388_PDNVREFBUF_SHIFT)
#define ES8388_PDNVREFBUF_PWRDN (1 << ES8388_PDNVREFBUF_SHIFT)
#define ES8388_VREFLO_SHIFT (1)
#define ES8388_VREFLO_BITMASK (0x01 << ES8388_VREFLO_SHIFT)
#define ES8388_VREFLO_NORMAL (0 << ES8388_VREFLO_SHIFT)
#define ES8388_VREFLO_LP (1 << ES8388_VREFLO_SHIFT)
#define ES8388_PDNIBIASGEN_SHIFT (2)
#define ES8388_PDNIBIASGEN_BITMASK (0x01 << ES8388_PDNIBIASGEN_SHIFT)
#define ES8388_PDNIBIASGEN_NORMAL (0 << ES8388_PDNIBIASGEN_SHIFT)
#define ES8388_PDNIBIASGEN_PWRDN (1 << ES8388_PDNIBIASGEN_SHIFT)
#define ES8388_PDNANA_SHIFT (3)
#define ES8388_PDNANA_BITMASK (0x01 << ES8388_PDNANA_SHIFT)
#define ES8388_PDNANA_NORMAL (0 << ES8388_PDNANA_SHIFT)
#define ES8388_PDNANA_PWRDN (1 << ES8388_PDNANA_SHIFT)
#define ES8388_LPVREFBUF_SHIFT (4)
#define ES8388_LPVREFBUF_BITMASK (0x01 << ES8388_LPVREFBUF_SHIFT)
#define ES8388_LPVREFBUF_NORMAL (0 << ES8388_LPVREFBUF_SHIFT)
#define ES8388_LPVREFBUF_LP (1 << ES8388_LPVREFBUF_SHIFT)
#define ES8388_LPVCMMOD_SHIFT (5)
#define ES8388_LPVCMMOD_BITMASK (0x01 << ES8388_LPVCMMOD_SHIFT)
#define ES8388_LPVCMMOD_NORMAL (0 << ES8388_LPVCMMOD_SHIFT)
#define ES8388_LPVCMMOD_LP (1 << ES8388_LPVCMMOD_SHIFT)
/* 0x02 Chip Power Management */
#define ES8388_DACVREF_PDN_SHIFT (0)
#define ES8388_DACVREF_PDN_BITMASK (0x01 << ES8388_DACVREF_PDN_SHIFT)
#define ES8388_DACVREF_PDN_PWRUP (0 << ES8388_DACVREF_PDN_SHIFT)
#define ES8388_DACVREF_PDN_PWRDN (1 << ES8388_DACVREF_PDN_SHIFT)
#define ES8388_ADCVREF_PDN_SHIFT (1)
#define ES8388_ADCVREF_PDN_BITMASK (0x01 << ES8388_ADCVREF_PDN_SHIFT)
#define ES8388_ADCVREF_PDN_PWRUP (0 << ES8388_ADCVREF_PDN_SHIFT)
#define ES8388_ADCVREF_PDN_PWRDN (1 << ES8388_ADCVREF_PDN_SHIFT)
#define ES8388_DACDLL_PDN_SHIFT (2)
#define ES8388_DACDLL_PDN_BITMASK (0x01 << ES8388_DACDLL_PDN_SHIFT)
#define ES8388_DACDLL_PDN_NORMAL (0 << ES8388_DACDLL_PDN_SHIFT)
#define ES8388_DACDLL_PDN_PWRDN (1 << ES8388_DACDLL_PDN_SHIFT)
#define ES8388_ADCDLL_PDN_SHIFT (3)
#define ES8388_ADCDLL_PDN_BITMASK (0x01 << ES8388_ADCDLL_PDN_SHIFT)
#define ES8388_ADCDLL_PDN_NORMAL (0 << ES8388_ADCDLL_PDN_SHIFT)
#define ES8388_ADCDLL_PDN_PWRDN (1 << ES8388_ADCDLL_PDN_SHIFT)
#define ES8388_DAC_STM_RST_SHIFT (4)
#define ES8388_DAC_STM_RST_BITMASK (0x01 << ES8388_DAC_STM_RST_SHIFT)
#define ES8388_DAC_STM_RST_NORMAL (0 << ES8388_DAC_STM_RST_SHIFT)
#define ES8388_DAC_STM_RST_RESET (1 << ES8388_DAC_STM_RST_SHIFT)
#define ES8388_ADC_STM_RST_SHIFT (5)
#define ES8388_ADC_STM_RST_BITMASK (0x01 << ES8388_ADC_STM_RST_SHIFT)
#define ES8388_ADC_STM_RST_NORMAL (0 << ES8388_ADC_STM_RST_SHIFT)
#define ES8388_ADC_STM_RST_RESET (1 << ES8388_ADC_STM_RST_SHIFT)
#define ES8388_DAC_DIGPDN_SHIFT (6)
#define ES8388_DAC_DIGPDN_BITMASK (0x01 << ES8388_DAC_DIGPDN_SHIFT)
#define ES8388_DAC_DIGPDN_NORMAL (0 << ES8388_DAC_DIGPDN_SHIFT)
#define ES8388_DAC_DIGPDN_RESET (1 << ES8388_DAC_DIGPDN_SHIFT)
#define ES8388_ADC_DIGPDN_SHIFT (7)
#define ES8388_ADC_DIGPDN_BITMASK (0x01 << ES8388_ADC_DIGPDN_SHIFT)
#define ES8388_ADC_DIGPDN_NORMAL (0 << ES8388_ADC_DIGPDN_SHIFT)
#define ES8388_ADC_DIGPDN_RESET (1 << ES8388_ADC_DIGPDN_SHIFT)
/* 0x03 ADC Power Management */
#define ES8388_INT1LP_SHIFT (0)
#define ES8388_INT1LP_BITMASK (0x01 << ES8388_INT1LP_SHIFT)
#define ES8388_INT1LP_NORMAL (0 << ES8388_INT1LP_SHIFT)
#define ES8388_INT1LP_LP (1 << ES8388_INT1LP_SHIFT)
#define ES8388_FLASHLP_SHIFT (1)
#define ES8388_FLASHLP_BITMASK (0x01 << ES8388_FLASHLP_SHIFT)
#define ES8388_FLASHLP_NORMAL (0 << ES8388_FLASHLP_SHIFT)
#define ES8388_FLASHLP_LP (1 << ES8388_FLASHLP_SHIFT)
#define ES8388_PDNADCBIASGEN_SHIFT (2)
#define ES8388_PDNADCBIASGEN_BITMASK (0x01 << ES8388_PDNADCBIASGEN_SHIFT)
#define ES8388_PDNADCBIASGEN_NORMAL (0 << ES8388_PDNADCBIASGEN_SHIFT)
#define ES8388_PDNADCBIASGEN_LP (1 << ES8388_PDNADCBIASGEN_SHIFT)
#define ES8388_PDNMICB_SHIFT (3)
#define ES8388_PDNMICB_BITMASK (0x01 << ES8388_PDNMICB_SHIFT)
#define ES8388_PDNMICB_PWRON (0 << ES8388_PDNMICB_SHIFT)
#define ES8388_PDNMICB_PWRDN (1 << ES8388_PDNMICB_SHIFT)
#define ES8388_PDNADCR_SHIFT (4)
#define ES8388_PDNADCR_BITMASK (0x01 << ES8388_PDNADCR_SHIFT)
#define ES8388_PDNADCR_PWRUP (0 << ES8388_PDNADCR_SHIFT)
#define ES8388_PDNADCR_PWRDN (1 << ES8388_PDNADCR_SHIFT)
#define ES8388_PDNADCL_SHIFT (5)
#define ES8388_PDNADCL_BITMASK (0x01 << ES8388_PDNADCL_SHIFT)
#define ES8388_PDNADCL_PWRUP (0 << ES8388_PDNADCL_SHIFT)
#define ES8388_PDNADCL_PWRDN (1 << ES8388_PDNADCL_SHIFT)
#define ES8388_PDNAINR_SHIFT (6)
#define ES8388_PDNAINR_BITMASK (0x01 << ES8388_PDNAINR_SHIFT)
#define ES8388_PDNAINR_NORMAL (0 << ES8388_PDNAINR_SHIFT)
#define ES8388_PDNAINR_PWRDN (1 << ES8388_PDNAINR_SHIFT)
#define ES8388_PDNAINL_SHIFT (7)
#define ES8388_PDNAINL_BITMASK (0x01 << ES8388_PDNAINL_SHIFT)
#define ES8388_PDNAINL_NORMAL (0 << ES8388_PDNAINL_SHIFT)
#define ES8388_PDNAINL_PWRDN (1 << ES8388_PDNAINL_SHIFT)
/* 0x04 DAC Power Management */
#define ES8388_ROUT2_SHIFT (2)
#define ES8388_ROUT2_BITMASK (0x01 << ES8388_ROUT2_SHIFT)
#define ES8388_ROUT2_DISABLE (0 << ES8388_ROUT2_SHIFT)
#define ES8388_ROUT2_ENABLE (1 << ES8388_ROUT2_SHIFT)
#define ES8388_LOUT2_SHIFT (3)
#define ES8388_LOUT2_BITMASK (0x01 << ES8388_LOUT2_SHIFT)
#define ES8388_LOUT2_DISABLE (0 << ES8388_LOUT2_SHIFT)
#define ES8388_LOUT2_ENABLE (1 << ES8388_LOUT2_SHIFT)
#define ES8388_ROUT1_SHIFT (4)
#define ES8388_ROUT1_BITMASK (0x01 << ES8388_ROUT1_SHIFT)
#define ES8388_ROUT1_DISABLE (0 << ES8388_ROUT1_SHIFT)
#define ES8388_ROUT1_ENABLE (1 << ES8388_ROUT1_SHIFT)
#define ES8388_LOUT1_SHIFT (5)
#define ES8388_LOUT1_BITMASK (0x01 << ES8388_LOUT1_SHIFT)
#define ES8388_LOUT1_DISABLE (0 << ES8388_LOUT1_SHIFT)
#define ES8388_LOUT1_ENABLE (1 << ES8388_LOUT1_SHIFT)
#define ES8388_PDNDACR_SHIFT (6)
#define ES8388_PDNDACR_BITMASK (0x01 << ES8388_PDNDACR_SHIFT)
#define ES8388_PDNDACR_PWRUP (0 << ES8388_PDNDACR_SHIFT)
#define ES8388_PDNDACR_PWRDN (1 << ES8388_PDNDACR_SHIFT)
#define ES8388_PDNDACL_SHIFT (7)
#define ES8388_PDNDACL_BITMASK (0x01 << ES8388_PDNDACL_SHIFT)
#define ES8388_PDNDACL_PWRUP (0 << ES8388_PDNDACL_SHIFT)
#define ES8388_PDNDACL_PWRDN (1 << ES8388_PDNDACL_SHIFT)
/* 0x05 Chip Low Power 1 */
#define ES8388_LPLOUT2_SHIFT (3)
#define ES8388_LPLOUT2_BITMASK (0x01 << ES8388_LPLOUT2_SHIFT)
#define ES8388_LPLOUT2_NORMAL (0 << ES8388_LPLOUT2_SHIFT)
#define ES8388_LPLOUT2_LP (1 << ES8388_LPLOUT2_SHIFT)
#define ES8388_LPLOUT1_SHIFT (5)
#define ES8388_LPLOUT1_BITMASK (0x01 << ES8388_LPLOUT1_SHIFT)
#define ES8388_LPLOUT1_NORMAL (0 << ES8388_LPLOUT1_SHIFT)
#define ES8388_LPLOUT1_LP (1 << ES8388_LPLOUT1_SHIFT)
#define ES8388_LPDACR_SHIFT (6)
#define ES8388_LPDACR_BITMASK (0x01 << ES8388_LPDACR_SHIFT)
#define ES8388_LPDACR_NORMAL (0 << ES8388_LPDACR_SHIFT)
#define ES8388_LPDACR_LP (1 << ES8388_LPDACR_SHIFT)
#define ES8388_LPDACL_SHIFT (7)
#define ES8388_LPDACL_BITMASK (0x01 << ES8388_LPDACL_SHIFT)
#define ES8388_LPDACL_NORMAL (0 << ES8388_LPDACL_SHIFT)
#define ES8388_LPDACL_LP (1 << ES8388_LPDACL_SHIFT)
/* 0x06 Chip Low Power 2 */
#define ES8388_LPDACVRP_SHIFT (0)
#define ES8388_LPDACVRP_BITMASK (0x01 << ES8388_LPDACVRP_SHIFT)
#define ES8388_LPDACVRP_NORMAL (0 << ES8388_LPDACVRP_SHIFT)
#define ES8388_LPDACVRP_LP (1 << ES8388_LPDACVRP_SHIFT)
#define ES8388_LPADCVRP_SHIFT (1)
#define ES8388_LPADCVRP_BITMASK (0x01 << ES8388_LPDACVRP_SHIFT)
#define ES8388_LPADCVRP_NORMAL (0 << ES8388_LPDACVRP_SHIFT)
#define ES8388_LPADCVRP_LP (1 << ES8388_LPDACVRP_SHIFT)
#define ES8388_LPLMIX_SHIFT (6)
#define ES8388_LPLMIX_BITMASK (0x01 << ES8388_LPLMIX_SHIFT)
#define ES8388_LPLMIX_NORMAL (0 << ES8388_LPLMIX_SHIFT)
#define ES8388_LPLMIX_LP (1 << ES8388_LPLMIX_SHIFT)
#define ES8388_LPPGA_SHIFT (7)
#define ES8388_LPPGA_BITMASK (0x01 << ES8388_LPPGA_SHIFT)
#define ES8388_LPPGA_NORMAL (0 << ES8388_LPPGA_SHIFT)
#define ES8388_LPPGA_LP (1 << ES8388_LPPGA_SHIFT)
/* 0x08 Master Mode Control */
#define ES8388_BCLKDIV_SHIFT (0)
#define ES8388_BCLKDIV_BITMASK (0x1f << ES8388_BCLKDIV_SHIFT)
#define ES8388_BCLKDIV(a) (a << ES8388_BCLKDIV_SHIFT)
#define ES8388_BCLK_INV_SHIFT (5)
#define ES8388_BCLK_INV_BITMASL (0x01 << ES8388_BCLK_INV_SHIFT)
#define ES8388_BCLK_INV_NORMAL (0 << ES8388_BCLK_INV_SHIFT)
#define ES8388_BCLK_INV_INVERTED (1 << ES8388_BCLK_INV_SHIFT)
#define ES8388_MCLKDIV2_SHIFT (6)
#define ES8388_MCLKDIV2_BITMASK (0x01 << ES8388_MCLKDIV2_SHIFT)
#define ES8388_MCLKDIV2_NODIV (0 << ES8388_MCLKDIV2_SHIFT)
#define ES8388_MCLKDIV2_DIV2 (1 << ES8388_MCLKDIV2_SHIFT)
#define ES8388_MSC_SHIFT (7)
#define ES8388_MSC_BITMASK (0x01 << ES8388_MSC_SHIFT)
#define ES8388_MSC_SLAVE (0 << ES8388_MSC_SHIFT)
#define ES8388_MSC_MASTER (1 << ES8388_MSC_SHIFT)
/* 0x09 ADC Control 1 */
#define ES8388_MICAMPR_SHIFT (0)
#define ES8388_MICAMPR_BITMASK (0x0f << ES8388_MICAMPR_SHIFT)
#define ES8388_MICAMPR(a) (a << ES8388_MICAMPR_SHIFT)
#define ES8388_MICAMPL_SHIFT (4)
#define ES8388_MICAMPL_BITMASK (0x0f << ES8388_MICAMPL_SHIFT)
#define ES8388_MICAMPL(a) (a << ES8388_MICAMPL_SHIFT)
/* 0x0a ADC Control 2 */
#define ES8388_DSR_SHIFT (2)
#define ES8388_DSR_BITMASK (0x01 << ES8388_DSR_SHIFT)
#define ES8388_DSR_LINPUT1_RINPUT1 (0 << ES8388_DSR_SHIFT)
#define ES8388_DSR_LINPUT2_RINPUT2 (1 << ES8388_DSR_SHIFT)
#define ES8388_DSSEL_SHIFT (3)
#define ES8388_DSSEL_BITMASK (0x01 << ES8388_DSSEL_SHIFT)
#define ES8388_DSSEL_ONE_REG (0 << ES8388_DSSEL_SHIFT)
#define ES8388_DSSEL_MULT_REG (1 << ES8388_DSSEL_SHIFT)
#define ES8388_RINSEL_SHIFT (4)
#define ES8388_RINSEL_BITMASK (0x03 << ES8388_RINSEL_SHIFT)
#define ES8388_RINSEL_RINPUT1 (0 << ES8388_RINSEL_SHIFT)
#define ES8388_RINSEL_RINPUT2 (1 << ES8388_RINSEL_SHIFT)
#define ES8388_RINSEL_DIFF (3 << ES8388_RINSEL_SHIFT)
#define ES8388_LINSEL_SHIFT (6)
#define ES8388_LINSEL_BITMASK (0x03 << ES8388_LINSEL_SHIFT)
#define ES8388_LINSEL_LINPUT1 (0 << ES8388_LINSEL_SHIFT)
#define ES8388_LINSEL_LINPUT2 (1 << ES8388_LINSEL_SHIFT)
#define ES8388_LINSEL_DIFF (3 << ES8388_LINSEL_SHIFT)
/* 0x0b ADC Control 3 */
#define ES8388_TRI_SHIFT (2)
#define ES8388_TRI_BITMASK (0x01 << ES8388_TRI_SHIFT)
#define ES8388_TRI_NORMAL (0 << ES8388_TRI_SHIFT)
#define ES8388_TRI_TRISTATED (1 << ES8388_TRI_SHIFT)
#define ES8388_MONOMIX_SHIFT (3)
#define ES8388_MONOMIX_BITMASK (0x03 << ES8388_MONOMIX_SHIFT)
#define ES8388_MONOMIX_STEREO (0 << ES8388_MONOMIX_SHIFT)
#define ES8388_MONOMIX_LADC (1 << ES8388_MONOMIX_SHIFT)
#define ES8388_MONOMIX_RADC (2 << ES8388_MONOMIX_SHIFT)
#define ES8388_DS_SHIFT (7)
#define ES8388_DS_BITMASK (0x01 << ES8388_DS_SHIFT)
#define ES8388_DS_LINPUT1_RINPUT1 (0 << ES8388_DS_SHIFT)
#define ES8388_DS_LINPUT2_RINPUT2 (1 << ES8388_DS_SHIFT)
/* 0x0c ADC Control 4 */
#define ES8388_ADCFORMAT_SHIFT (0)
#define ES8388_ADCFORMAT_BITMASK (0x03 << ES8388_ADCFORMAT_SHIFT)
#define ES8388_ADCFORMAT(a) (a << ES8388_ADCFORMAT_SHIFT)
#define ES8388_ADCWL_SHIFT (2)
#define ES8388_ADCWL_BITMASK (0x07 << ES8388_ADCWL_SHIFT)
#define ES8388_ADCWL(a) (a << ES8388_ADCWL_SHIFT)
#define ES8388_ADCLRP_SHIFT (5)
#define ES8388_ADCLRP_BITMASK (0x01 << ES8388_ADCLRP_SHIFT)
#define ES8388_ADCLRP_NORM_2ND (0 << ES8388_ADCLRP_SHIFT)
#define ES8388_ADCLRP_INV_1ST (1 << ES8388_ADCLRP_SHIFT)
#define ES8388_DATSEL_SHIFT (6)
#define ES8388_DATSEL_BITMASK (0x03 << ES8388_DATSEL_SHIFT)
#define ES8388_DATSEL_LL (0 << ES8388_DATSEL_SHIFT)
#define ES8388_DATSEL_LR (1 << ES8388_DATSEL_SHIFT)
#define ES8388_DATSEL_RR (2 << ES8388_DATSEL_SHIFT)
#define ES8388_DATSEL_RL (3 << ES8388_DATSEL_SHIFT)
/* 0x0d ADC Control 5 */
#define ES8388_ADCFSRATIO_SHIFT (0)
#define ES8388_ADCFSRATIO_BITMASK (0x1f << ES8388_ADCFSRATIO_SHIFT)
#define ES8388_ADCFSRATIO(a) (a << ES8388_ADCFSRATIO_SHIFT)
#define ES8388_ADCFSMODE_SHIFT (5)
#define ES8388_ADCFSMODE_BITMASK (0x01 << ES8388_ADCFSMODE_SHIFT)
#define ES8388_ADCFSMODE_SINGLE (0 << ES8388_ADCFSMODE_SHIFT)
#define ES8388_ADCFSMODE_DOUBLE (1 << ES8388_ADCFSMODE_SHIFT)
/* 0x0e ADC Control 6 */
#define ES8388_ADC_HPF_R_SHIFT (4)
#define ES8388_ADC_HPF_R_BITMASK (0x01 << ES8388_ADC_HPF_R_SHIFT)
#define ES8388_ADC_HPF_R_DISABLE (0 << ES8388_ADC_HPF_R_SHIFT)
#define ES8388_ADC_HPF_R_ENABLE (1 << ES8388_ADC_HPF_R_SHIFT)
#define ES8388_ADC_HPF_L_SHIFT (5)
#define ES8388_ADC_HPF_L_BITMASK (0x01 << ES8388_ADC_HPF_L_SHIFT)
#define ES8388_ADC_HPF_L_DISABLE (0 << ES8388_ADC_HPF_L_SHIFT)
#define ES8388_ADC_HPF_L_ENABLE (1 << ES8388_ADC_HPF_L_SHIFT)
#define ES8388_ADC_INVR_SHIFT (6)
#define ES8388_ADC_INVR_BITMASK (0x01 << ES8388_ADC_INVR_SHIFT)
#define ES8388_ADC_INVR_NORMAL (0 << ES8388_ADC_INVR_SHIFT)
#define ES8388_ADC_INVR_INVERTED (1 << ES8388_ADC_INVR_SHIFT)
#define ES8388_ADC_INVL_SHIFT (7)
#define ES8388_ADC_INVL_BITMASK (0x01 << ES8388_ADC_INVL_SHIFT)
#define ES8388_ADC_INVL_NORMAL (0 << ES8388_ADC_INVL_SHIFT)
#define ES8388_ADC_INVL_INVERTED (1 << ES8388_ADC_INVL_SHIFT)
/* 0x0f ADC Control 7 */
#define ES8388_ADCMUTE_SHIFT (2)
#define ES8388_ADCMUTE_BITMASK (0x01 << ES8388_ADCMUTE_SHIFT)
#define ES8388_ADCMUTE(a) (((int)a) << ES8388_ADCMUTE_SHIFT)
#define ES8388_ADCMUTE_NORMAL (0 << ES8388_ADCMUTE_SHIFT)
#define ES8388_ADCMUTE_MUTED (1 << ES8388_ADCMUTE_SHIFT)
#define ES8388_ADCLER_SHIFT (3)
#define ES8388_ADCLER_BITMASK (0x01 << ES8388_ADCLER_SHIFT)
#define ES8388_ADCLER_NORMAL (0 << ES8388_ADCLER_SHIFT)
#define ES8388_ADCLER_ADCLEFT (1 << ES8388_ADCLER_SHIFT)
#define ES8388_ADCSOFTRAMP_SHIFT (5)
#define ES8388_ADCSOFTRAMP_BITMASK (0x01 << ES8388_ADCSOFTRAMP_SHIFT)
#define ES8388_ADCSOFTRAMP_DISABLE (0 << ES8388_ADCSOFTRAMP_SHIFT)
#define ES8388_ADCSOFTRAMP_ENABLE (1 << ES8388_ADCSOFTRAMP_SHIFT)
#define ES8388_ADCRAMPRATE_SHIFT (6)
#define ES8388_ADCRAMPRATE_BITMASK (0x03 << ES8388_ADCRAMPRATE_SHIFT)
#define ES8388_ADCRAMPRATE_4LRCK (0 << ES8388_ADCRAMPRATE_SHIFT)
#define ES8388_ADCRAMPRATE_8LRCK (1 << ES8388_ADCRAMPRATE_SHIFT)
#define ES8388_ADCRAMPRATE_16LRCK (2 << ES8388_ADCRAMPRATE_SHIFT)
#define ES8388_ADCRAMPRATE_32LRCK (3 << ES8388_ADCRAMPRATE_SHIFT)
/* 0x10 ADC Control 8 */
#define ES8388_LADCVOL_SHIFT (0)
#define ES8388_LADCVOL_BITMASK (0xff << ES8388_LADCVOL_SHIFT)
#define ES8388_LADCVOL(a) (a << ES8388_LADCVOL_SHIFT)
/* 0x11 ADC Control 9 */
#define ES8388_RADCVOL_SHIFT (0)
#define ES8388_RADCVOL_BITMASK (0xff << ES8388_RADCVOL_SHIFT)
#define ES8388_RADCVOL(a) (a << ES8388_RADCVOL_SHIFT)
/* 0x12 ADC Control 10 */
#define ES8388_MINGAIN_SHIFT (0)
#define ES8388_MINGAIN_BITMASK (0x07 << ES8388_MINGAIN_SHIFT)
#define ES8388_MINGAIN(a) (a << ES8388_MINGAIN_SHIFT)
#define ES8388_MAXGAIN_SHIFT (3)
#define ES8388_MAXGAIN_BITMASK (0x07 << ES8388_MAXGAIN_SHIFT)
#define ES8388_MAXGAIN(a) (a << ES8388_MAXGAIN_SHIFT)
#define ES8388_ADCSEL_SHIFT (6)
#define ES8388_ADCSEL_BITMASK (0x03 << ES8388_ADCSEL_SHIFT)
#define ES8388_ADCSEL_OFF (0 << ES8388_ADCSEL_SHIFT)
#define ES8388_ADCSEL_RIGHT (1 << ES8388_ADCSEL_SHIFT)
#define ES8388_ADCSEL_LEFT (2 << ES8388_ADCSEL_SHIFT)
#define ES8388_ADCSEL_STEREO (3 << ES8388_ADCSEL_SHIFT)
/* 0x13 ADC Control 11 */
#define ES8388_ALCHLD_SHIFT (0)
#define ES8388_ALCHLD_BITMASK (0x0f << ES8388_ALCHLD_SHIFT)
#define ES8388_ALCHLD(a) (a << ES8388_ALCHLD_SHIFT)
#define ES8388_ALCLVL_SHIFT (4)
#define ES8388_ALCLVL_BITMASK (0x0f << ES8388_ALCLVL_SHIFT)
#define ES8388_ALCLVL(a) (a << ES8388_ALCLVL_SHIFT)
/* 0x14 ADC Control 12 */
#define ES8388_ALCATK_SHIFT (0)
#define ES8388_ALCATK_BITMASK (0x0f << ES8388_ALCATK_SHIFT)
#define ES8388_ALCATK(a) (a << ES8388_ALCATK_SHIFT)
#define ES8388_ALCDCY_SHIFT (4)
#define ES8388_ALCDCY_BITMASK (0x0f << ES8388_ALCDCY_SHIFT)
#define ES8388_ALCDCY(a) (a << ES8388_ALCDCY_SHIFT)
/* 0x15 ADC Control 13 */
#define ES8388_WIN_SIZE_SHIFT (0)
#define ES8388_WIN_SIZE_BITMASK (0x1f << ES8388_WIN_SIZE_SHIFT)
#define ES8388_WIN_SIZE(a) (a << ES8388_WIN_SIZE_SHIFT)
#define ES8388_TIME_OUT_SHIFT (5)
#define ES8388_TIME_OUT_BITMASK (0x01 << ES8388_TIME_OUT_SHIFT)
#define ES8388_TIME_OUT_DISABLE (0 << ES8388_TIME_OUT_SHIFT)
#define ES8388_TIME_OUT_ENABLE (1 << ES8388_TIME_OUT_SHIFT)
#define ES8388_ALCZC_SHIFT (6)
#define ES8388_ALCZC_BITMASK (0x01 << ES8388_ALCZC_SHIFT)
#define ES8388_ALCZC_DISABLE (0 << ES8388_ALCZC_SHIFT)
#define ES8388_ALCZC_ENABLE (1 << ES8388_ALCZC_SHIFT)
#define ES8388_ALCMODE_SHIFT (7)
#define ES8388_ALCMODE_BITMASK (0x01 << ES8388_ALCMODE_SHIFT)
#define ES8388_ALCMODE_NORMAL (0 << ES8388_ALCMODE_SHIFT)
#define ES8388_ALCMODE_LIMITER (1 << ES8388_ALCMODE_SHIFT)
/* 0x16 ADC Control 14 */
#define ES8388_NGAT_SHIFT (0)
#define ES8388_NGAT_BITMASK (0x01 << ES8388_NGAT_SHIFT)
#define ES8388_NGAT_DISABLE (0 << ES8388_NGAT_SHIFT)
#define ES8388_NGAT_ENABLE (1 << ES8388_NGAT_SHIFT)
#define ES8388_NGG_SHIFT (1)
#define ES8388_NGG_BITMASK (0x01 << ES8388_NGG_SHIFT)
#define ES8388_NGG_CONST (0 << ES8388_NGG_SHIFT)
#define ES8388_NGG_MUTE (1 << ES8388_NGG_SHIFT)
#define ES8388_NGTH_SHIFT (3)
#define ES8388_NGTH_BITMASK (0x1f << ES8388_NGTH_SHIFT)
#define ES8388_NGTH(a) (a << ES8388_NGTH_SHIFT)
/* 0x17 DAC Control 1 */
#define ES8388_DACFORMAT_SHIFT (1)
#define ES8388_DACFORMAT_BITMASK (0x03 << ES8388_DACFORMAT_SHIFT)
#define ES8388_DACFORMAT(a) (a << ES8388_DACFORMAT_SHIFT)
#define ES8388_DACWL_SHIFT (3)
#define ES8388_DACWL_BITMASK (0x07 << ES8388_DACWL_SHIFT)
#define ES8388_DACWL(a) (a << ES8388_DACWL_SHIFT)
#define ES8388_DACLRP_SHIFT (6)
#define ES8388_DACLRP_BITMASK (0x01 << ES8388_DACLRP_SHIFT)
#define ES8388_DACLRP_NORM_2ND (0 << ES8388_DACLRP_SHIFT)
#define ES8388_DACLRP_INV_1ST (1 << ES8388_DACLRP_SHIFT)
#define ES8388_DACLRSWAP_SHIFT (7)
#define ES8388_DACLRSWAP_BITMASK (0x01 << ES8388_DACLRSWAP_SHIFT)
#define ES8388_DACLRSWAP_NORMAL (0 << ES8388_DACLRSWAP_SHIFT)
#define ES8388_DACLRSWAP_SWAP (1 << ES8388_DACLRSWAP_SHIFT)
/* 0x18 DAC Control 2 */
#define ES8388_DACFSRATIO_SHIFT (0)
#define ES8388_DACFSRATIO_BITMASK (0x1f << ES8388_DACFSRATIO_SHIFT)
#define ES8388_DACFSRATIO(a) (a << ES8388_DACFSRATIO_SHIFT)
#define ES8388_DACFSMODE_SHIFT (5)
#define ES8388_DACFSMODE_BITMASK (0x01 << ES8388_DACFSMODE_SHIFT)
#define ES8388_DACFSMODE_SINGLE (0 << ES8388_DACFSMODE_SHIFT)
#define ES8388_DACFSMODE_DOUBLE (1 << ES8388_DACFSMODE_SHIFT)
/* 0x19 DAC Control 3 */
#define ES8388_DACMUTE_SHIFT (2)
#define ES8388_DACMUTE_BITMASK (0x01 << ES8388_DACMUTE_SHIFT)
#define ES8388_DACMUTE(a) (((int)a) << ES8388_DACMUTE_SHIFT)
#define ES8388_DACMUTE_NORMAL (0 << ES8388_DACMUTE_SHIFT)
#define ES8388_DACMUTE_MUTED (1 << ES8388_DACMUTE_SHIFT)
#define ES8388_DACLER_SHIFT (3)
#define ES8388_DACLER_BITMASK (0x01 << ES8388_DACLER_SHIFT)
#define ES8388_DACLER_NORMAL (0 << ES8388_DACLER_SHIFT)
#define ES8388_DACLER_ADCLEFT (1 << ES8388_DACLER_SHIFT)
#define ES8388_DACSOFTRAMP_SHIFT (5)
#define ES8388_DACSOFTRAMP_BITMASK (0x01 << ES8388_DACSOFTRAMP_SHIFT)
#define ES8388_DACSOFTRAMP_DISABLE (0 << ES8388_DACSOFTRAMP_SHIFT)
#define ES8388_DACSOFTRAMP_ENABLE (1 << ES8388_DACSOFTRAMP_SHIFT)
#define ES8388_DACRAMPRATE_SHIFT (6)
#define ES8388_DACRAMPRATE_BITMASK (0x03 << ES8388_DACRAMPRATE_SHIFT)
#define ES8388_DACRAMPRATE_4LRCK (0 << ES8388_DACRAMPRATE_SHIFT)
#define ES8388_DACRAMPRATE_32LRCK (1 << ES8388_DACRAMPRATE_SHIFT)
#define ES8388_DACRAMPRATE_64LRCK (2 << ES8388_DACRAMPRATE_SHIFT)
#define ES8388_DACRAMPRATE_128LRCK (3 << ES8388_DACRAMPRATE_SHIFT)
/* 0x1a DAC Control 4 */
#define ES8388_LDACVOL_SHIFT (0)
#define ES8388_LDACVOL_BITMASK (0xff << ES8388_LDACVOL_SHIFT)
#define ES8388_LDACVOL(a) (a << ES8388_LDACVOL_SHIFT)
/* 0x1b DAC Control 5 */
#define ES8388_RDACVOL_SHIFT (0)
#define ES8388_RDACVOL_BITMASK (0xff << ES8388_RDACVOL_SHIFT)
#define ES8388_RDACVOL(a) (a << ES8388_RDACVOL_SHIFT)
/* 0x1c DAC Control 6 */
#define ES8388_CLICKFREE_SHIFT (3)
#define ES8388_CLICKFREE_BITMASK (0x01 << ES8388_CLICKFREE_SHIFT)
#define ES8388_CLICKFREE_DISABLE (0 << ES8388_CLICKFREE_SHIFT)
#define ES8388_CLICKFREE_ENABLE (1 << ES8388_CLICKFREE_SHIFT)
#define ES8388_DAC_INVR_SHIFT (4)
#define ES8388_DAC_INVR_BITMASK (0x01 << ES8388_DAC_INVR_SHIFT)
#define ES8388_DAC_INVR_NOINV (0 << ES8388_DAC_INVR_SHIFT)
#define ES8388_DAC_INVR_180INV (1 << ES8388_DAC_INVR_SHIFT)
#define ES8388_DAC_INVL_SHIFT (5)
#define ES8388_DAC_INVL_BITMASK (0x01 << ES8388_DAC_INVL_SHIFT)
#define ES8388_DAC_INVL_NOINV (0 << ES8388_DAC_INVL_SHIFT)
#define ES8388_DAC_INVL_180INV (1 << ES8388_DAC_INVL_SHIFT)
#define ES8388_DEEMP_SHIFT (6)
#define ES8388_DEEMP_BITMASK (0x03 << ES8388_DEEMP_SHIFT)
#define ES8388_DEEMP_DISABLE (0 << ES8388_DEEMP_SHIFT)
#define ES8388_DEEMP_32KHZ (1 << ES8388_DEEMP_SHIFT)
#define ES8388_DEEMP_44KHZ (2 << ES8388_DEEMP_SHIFT)
#define ES8388_DEEMP_48KHZ (3 << ES8388_DEEMP_SHIFT)
/* 0x1d DAC Control 7 */
#define ES8388_VPP_SCALE_SHIFT (0)
#define ES8388_VPP_SCALE_BITMASK (0x03 << ES8388_VPP_SCALE_SHIFT)
#define ES8388_VPP_SCALE_3_5V (0 << ES8388_VPP_SCALE_SHIFT)
#define ES8388_VPP_SCALE_4_0V (1 << ES8388_VPP_SCALE_SHIFT)
#define ES8388_VPP_SCALE_3_0V (2 << ES8388_VPP_SCALE_SHIFT)
#define ES8388_VPP_SCALE_2_5V (3 << ES8388_VPP_SCALE_SHIFT)
#define ES8388_SE_SHIFT (2)
#define ES8388_SE_BITMASK (0x07 << ES8388_SE_SHIFT)
#define ES8388_SE(a) (a << ES8388_SE_SHIFT)
#define ES8388_MONO_SHIFT (5)
#define ES8388_MONO_BITMASK (0x01 << ES8388_MONO_SHIFT)
#define ES8388_MONO_STEREO (0 << ES8388_MONO_SHIFT)
#define ES8388_MONO_MONO (1 << ES8388_MONO_SHIFT)
#define ES8388_ZEROR_SHIFT (6)
#define ES8388_ZEROR_BITMASK (0x01 << ES8388_ZEROR_SHIFT)
#define ES8388_ZEROR_NORMAL (0 << ES8388_ZEROR_SHIFT)
#define ES8388_ZEROR_ZERO (1 << ES8388_ZEROR_SHIFT)
#define ES8388_ZEROL_SHIFT (7)
#define ES8388_ZEROL_BITMASK (0x01 << ES8388_ZEROL_SHIFT)
#define ES8388_ZEROL_NORMAL (0 << ES8388_ZEROL_SHIFT)
#define ES8388_ZEROL_ZERO (1 << ES8388_ZEROL_SHIFT)
/* 0x1e DAC Control 8
* 0x1f DAC Control 9
* 0x20 DAC Control 10
* 0x21 DAC Control 11
* 0x22 DAC Control 12
* 0x23 DAC Control 13
* 0x24 DAC Control 14
* 0x25 DAC Control 15
*/
#define ES8388_SHELVING_COEF_SHIFT (0)
#define ES8388_SHELVING_COEF_BITMASK (0xff << ES8388_SHELVING_COEF_SHIFT)
#define ES8388_SHELVING_COEF(a) (a << ES8388_SHELVING_COEF_SHIFT)
/* 0x26 DAC Control 16 */
#define ES8388_RMIXSEL_SHIFT (0)
#define ES8388_RMIXSEL_BITMASK (0x07 << ES8388_RMIXSEL_SHIFT)
#define ES8388_RMIXSEL_RIN1 (0 << ES8388_RMIXSEL_SHIFT)
#define ES8388_RMIXSEL_RIN2 (1 << ES8388_RMIXSEL_SHIFT)
#define ES8388_RMIXSEL_PIN (3 << ES8388_RMIXSEL_SHIFT)
#define ES8388_RMIXSEL_NIN (4 << ES8388_RMIXSEL_SHIFT)
#define ES8388_LMIXSEL_SHIFT (3)
#define ES8388_LMIXSEL_BITMASK (0x07 << ES8388_LMIXSEL_SHIFT)
#define ES8388_LMIXSEL_LIN1 (0 << ES8388_LMIXSEL_SHIFT)
#define ES8388_LMIXSEL_LIN2 (1 << ES8388_LMIXSEL_SHIFT)
#define ES8388_LMIXSEL_PIN (3 << ES8388_LMIXSEL_SHIFT)
#define ES8388_LMIXSEL_NIN (4 << ES8388_LMIXSEL_SHIFT)
/* 0x27 DAC Control 17 */
#define ES8388_LI2LOVOL_SHIFT (3)
#define ES8388_LI2LOVOL_BITMASK (0x07 << ES8388_LI2LOVOL_SHIFT)
#define ES8388_LI2LOVOL(a) (a << ES8388_LI2LOVOL_SHIFT)
#define ES8388_LI2LO_SHIFT (6)
#define ES8388_LI2LO_BITMASK (0x01 << ES8388_LI2LO_SHIFT)
#define ES8388_LI2LO_DISABLE (0 << ES8388_LI2LO_SHIFT)
#define ES8388_LI2LO_ENABLE (1 << ES8388_LI2LO_SHIFT)
#define ES8388_LD2LO_SHIFT (7)
#define ES8388_LD2LO_BITMASK (0x01 << ES8388_LD2LO_SHIFT)
#define ES8388_LD2LO_DISABLE (0 << ES8388_LD2LO_SHIFT)
#define ES8388_LD2LO_ENABLE (1 << ES8388_LD2LO_SHIFT)
/* 0x2a DAC Control 20 */
#define ES8388_RI2ROVOL_SHIFT (3)
#define ES8388_RI2ROVOL_BITMASK (0x07 << ES8388_RI2ROVOL_SHIFT)
#define ES8388_RI2ROVOL(a) (a << ES8388_RI2ROVOL_SHIFT)
#define ES8388_RI2RO_SHIFT (6)
#define ES8388_RI2RO_BITMASK (0x01 << ES8388_RI2RO_SHIFT)
#define ES8388_RI2RO_DISABLE (0 << ES8388_RI2RO_SHIFT)
#define ES8388_RI2RO_ENABLE (1 << ES8388_RI2RO_SHIFT)
#define ES8388_RD2RO_SHIFT (7)
#define ES8388_RD2RO_BITMASK (0x01 << ES8388_RD2RO_SHIFT)
#define ES8388_RD2RO_DISABLE (0 << ES8388_RD2RO_SHIFT)
#define ES8388_RD2RO_ENABLE (1 << ES8388_RD2RO_SHIFT)
/* 0x2b DAC Control 21 */
#define ES8388_DAC_DLL_PWD_SHIFT (2)
#define ES8388_DAC_DLL_PWD_BITMASK (0x01 << ES8388_DAC_DLL_PWD_SHIFT)
#define ES8388_DAC_DLL_PWD_NORMAL (0 << ES8388_DAC_DLL_PWD_SHIFT)
#define ES8388_DAC_DLL_PWD_PWRDN (1 << ES8388_DAC_DLL_PWD_SHIFT)
#define ES8388_ADC_DLL_PWD_SHIFT (3)
#define ES8388_ADC_DLL_PWD_BITMASK (0x01 << ES8388_ADC_DLL_PWD_SHIFT)
#define ES8388_ADC_DLL_PWD_NORMAL (0 << ES8388_ADC_DLL_PWD_SHIFT)
#define ES8388_ADC_DLL_PWD_PWRDN (1 << ES8388_ADC_DLL_PWD_SHIFT)
#define ES8388_MCLK_DIS_SHIFT (4)
#define ES8388_MCLK_DIS_BITMASK (0x01 << ES8388_MCLK_DIS_SHIFT)
#define ES8388_MCLK_DIS_NORMAL (0 << ES8388_MCLK_DIS_SHIFT)
#define ES8388_MCLK_DIS_DISABLE (1 << ES8388_MCLK_DIS_SHIFT)
#define ES8388_OFFSET_DIS_SHIFT (5)
#define ES8388_OFFSET_DIS_BITMASK (0x01 << ES8388_OFFSET_DIS_SHIFT)
#define ES8388_OFFSET_DIS_DISABLE (0 << ES8388_OFFSET_DIS_SHIFT)
#define ES8388_OFFSET_DIS_ENABLE (1 << ES8388_OFFSET_DIS_SHIFT)
#define ES8388_LRCK_SEL_SHIFT (6)
#define ES8388_LRCK_SEL_BITMASK (0x01 << ES8388_LRCK_SEL_SHIFT)
#define ES8388_LRCK_SEL_DAC (0 << ES8388_LRCK_SEL_SHIFT)
#define ES8388_LRCK_SEL_ADC (1 << ES8388_LRCK_SEL_SHIFT)
#define ES8388_SLRCK_SHIFT (7)
#define ES8388_SLRCK_BITMASK (0x01 << ES8388_SLRCK_SHIFT)
#define ES8388_SLRCK_SEPARATE (0 << ES8388_SLRCK_SHIFT)
#define ES8388_SLRCK_SAME (1 << ES8388_SLRCK_SHIFT)
/* 0x2c DAC Control 22 */
#define ES8388_OFFSET_SHIFT (0)
#define ES8388_OFFSET_BITMASK (0xff << ES8388_OFFSET_SHIFT)
#define ES8388_OFFSET(a) (a << ES8388_OFFSET_SHIFT)
/* 0x2d DAC Control 23 */
#define ES8388_VROI_SHIFT (4)
#define ES8388_VROI_BITMASK (0x01 << ES8388_VROI_SHIFT)
#define ES8388_VROI_1_5K (0 << ES8388_VROI_SHIFT)
#define ES8388_VROI_40K (1 << ES8388_VROI_SHIFT)
/* 0x2e DAC Control 24 */
#define ES8388_LOUT1VOL_SHIFT (0)
#define ES8388_LOUT1VOL_BITMASK (0x3f << ES8388_LOUT1VOL_SHIFT)
#define ES8388_LOUT1VOL(a) (a << ES8388_LOUT1VOL_SHIFT)
/* 0x2f DAC Control 25 */
#define ES8388_ROUT1VOL_SHIFT (0)
#define ES8388_ROUT1VOL_BITMASK (0x3f << ES8388_ROUT1VOL_SHIFT)
#define ES8388_ROUT1VOL(a) (a << ES8388_ROUT1VOL_SHIFT)
/* 0x30 DAC Control 26 */
#define ES8388_LOUT2VOL_SHIFT (0)
#define ES8388_LOUT2VOL_BITMASK (0x3f << ES8388_LOUT2VOL_SHIFT)
#define ES8388_LOUT2VOL(a) (a << ES8388_LOUT2VOL_SHIFT)
/* 0x31 DAC Control 27 */
#define ES8388_ROUT2VOL_SHIFT (0)
#define ES8388_ROUT2VOL_BITMASK (0x3f << ES8388_ROUT2VOL_SHIFT)
#define ES8388_ROUT2VOL(a) (a << ES8388_ROUT2VOL_SHIFT)
/* Codec Default Parameters *************************************************/
#define ES8388_DEFAULT_SAMPRATE 44100
#define ES8388_DEFAULT_NCHANNELS 2
#define ES8388_DEFAULT_BPSAMP 16
#define ES8388_DEFAULT_VOL_OUT 250
#define ES8388_DEFAULT_VOL_IN 1000
#define ES8388_DEFAULT_BALANCE 500
#define ES8388_DEFAULT_MUTE true
#define ES8388_DEFAULT_AUDIO_MODE ES_MODULE_ADC_DAC
#define ES8388_DEFAULT_DAC_OUTPUT ES8388_DAC_OUTPUT_ALL
#define ES8388_DEFAULT_ADC_INPUT ES8388_ADC_INPUT_LINE1
#define ES8388_DEFAULT_MIC_GAIN ES_MIC_GAIN_24DB
#define ES8388_DEFAULT_MODE ES_MODE_SLAVE
#define ES8388_DEFAULT_FMT ES_I2S_NORMAL
/****************************************************************************
* Public Types
****************************************************************************/
typedef enum
{
ES8388_DAC_OUTPUT_LINE1,
ES8388_DAC_OUTPUT_LINE2,
ES8388_DAC_OUTPUT_ALL,
} es8388_dac_output_e;
typedef enum
{
ES8388_ADC_INPUT_LINE1,
ES8388_ADC_INPUT_LINE2,
ES8388_ADC_INPUT_ALL,
ES8388_ADC_INPUT_DIFFERENCE,
} es8388_adc_input_e;
typedef enum
{
ES8388_MIXER_GAIN_6DB,
ES8388_MIXER_GAIN_3DB,
ES8388_MIXER_GAIN_0DB,
ES8388_MIXER_GAIN_N3DB,
ES8388_MIXER_GAIN_N6DB,
ES8388_MIXER_GAIN_N9DB,
ES8388_MIXER_GAIN_N12DB,
ES8388_MIXER_GAIN_N15DB,
} es8388_mixer_gain_e;
typedef enum
{
ES_WORD_LENGTH_16BITS = 0x03,
ES_WORD_LENGTH_18BITS = 0x02,
ES_WORD_LENGTH_20BITS = 0x01,
ES_WORD_LENGTH_24BITS = 0x00,
ES_WORD_LENGTH_32BITS = 0x04
} es_word_length_e;
typedef enum
{
ES_MCLK_DIV_AUTO,
ES_MCLK_DIV_1,
ES_MCLK_DIV_2,
ES_MCLK_DIV_3,
ES_MCLK_DIV_4,
ES_MCLK_DIV_6,
ES_MCLK_DIV_8,
ES_MCLK_DIV_9,
ES_MCLK_DIV_11,
ES_MCLK_DIV_12,
ES_MCLK_DIV_16,
ES_MCLK_DIV_18,
ES_MCLK_DIV_22,
ES_MCLK_DIV_24,
ES_MCLK_DIV_33,
ES_MCLK_DIV_36,
ES_MCLK_DIV_44,
ES_MCLK_DIV_48,
ES_MCLK_DIV_66,
ES_MCLK_DIV_72,
ES_MCLK_DIV_5,
ES_MCLK_DIV_10,
ES_MCLK_DIV_15,
ES_MCLK_DIV_17,
ES_MCLK_DIV_20,
ES_MCLK_DIV_25,
ES_MCLK_DIV_30,
ES_MCLK_DIV_32,
ES_MCLK_DIV_34,
ES_MCLK_DIV_7,
ES_MCLK_DIV_13,
ES_MCLK_DIV_14
} es_sclk_div_e;
typedef enum
{
ES_LCLK_DIV_128 = 0,
ES_LCLK_DIV_192 = 1,
ES_LCLK_DIV_256 = 2,
ES_LCLK_DIV_384 = 3,
ES_LCLK_DIV_512 = 4,
ES_LCLK_DIV_576 = 5,
ES_LCLK_DIV_768 = 6,
ES_LCLK_DIV_1024 = 7,
ES_LCLK_DIV_1152 = 8,
ES_LCLK_DIV_1408 = 9,
ES_LCLK_DIV_1536 = 10,
ES_LCLK_DIV_2112 = 11,
ES_LCLK_DIV_2304 = 12,
ES_LCLK_DIV_125 = 16,
ES_LCLK_DIV_136 = 17,
ES_LCLK_DIV_250 = 18,
ES_LCLK_DIV_272 = 19,
ES_LCLK_DIV_375 = 20,
ES_LCLK_DIV_500 = 21,
ES_LCLK_DIV_544 = 22,
ES_LCLK_DIV_750 = 23,
ES_LCLK_DIV_1000 = 24,
ES_LCLK_DIV_1088 = 25,
ES_LCLK_DIV_1496 = 26,
ES_LCLK_DIV_1500 = 27
} es_lclk_div_e;
typedef enum
{
ES_D2SE_PGA_GAIN_DIS,
ES_D2SE_PGA_GAIN_EN
} es_d2se_pga_e;
typedef enum
{
ES_ADC_CHANNEL_LINPUT1_RINPUT1 = 0x00,
ES_ADC_CHANNEL_MIC1 = 0x05,
ES_ADC_CHANNEL_MIC2 = 0x06,
ES_ADC_CHANNEL_LINPUT2_RINPUT2 = 0x50,
ES_ADC_CHANNEL_DIFFERENCE = 0xf0
} es_adc_channel_e;
typedef enum