Skip to content

Commit f4c21ab

Browse files
committed
[LLDB][NFC] Clean up dead code
Remove unreachable code that will never execute. Differential Revision: https://reviews.llvm.org/D131613
1 parent db9322b commit f4c21ab

File tree

1 file changed

+0
-10
lines changed

1 file changed

+0
-10
lines changed

lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp

-10
Original file line numberDiff line numberDiff line change
@@ -3769,10 +3769,6 @@ bool EmulateInstructionARM::EmulateShiftImm(const uint32_t opcode,
37693769

37703770
switch (use_encoding) {
37713771
case eEncodingT1:
3772-
// Due to the above special case handling!
3773-
if (shift_type == SRType_ROR)
3774-
return false;
3775-
37763772
Rd = Bits32(opcode, 2, 0);
37773773
Rm = Bits32(opcode, 5, 3);
37783774
setflags = !InITBlock();
@@ -4139,8 +4135,6 @@ bool EmulateInstructionARM::EmulateLDMDA(const uint32_t opcode,
41394135

41404136
// if wback && registers<n> == '0' then R[n] = R[n] - 4*BitCount(registers);
41414137
if (wback && BitIsClear(registers, n)) {
4142-
if (!success)
4143-
return false;
41444138

41454139
offset = (addr_byte_size * BitCount(registers)) * -1;
41464140
context.type = EmulateInstruction::eContextAdjustBaseRegister;
@@ -4277,8 +4271,6 @@ bool EmulateInstructionARM::EmulateLDMDB(const uint32_t opcode,
42774271

42784272
// if wback && registers<n> == '0' then R[n] = R[n] - 4*BitCount(registers);
42794273
if (wback && BitIsClear(registers, n)) {
4280-
if (!success)
4281-
return false;
42824274

42834275
offset = (addr_byte_size * BitCount(registers)) * -1;
42844276
context.type = EmulateInstruction::eContextAdjustBaseRegister;
@@ -4391,8 +4383,6 @@ bool EmulateInstructionARM::EmulateLDMIB(const uint32_t opcode,
43914383

43924384
// if wback && registers<n> == '0' then R[n] = R[n] + 4*BitCount(registers);
43934385
if (wback && BitIsClear(registers, n)) {
4394-
if (!success)
4395-
return false;
43964386

43974387
offset = addr_byte_size * BitCount(registers);
43984388
context.type = EmulateInstruction::eContextAdjustBaseRegister;

0 commit comments

Comments
 (0)