We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 4f0aa25 commit bbddaadCopy full SHA for bbddaad
lld/test/ELF/riscv-reloc-plt32.s
@@ -1,3 +1,5 @@
1
+# REQUIRES: riscv
2
+
3
# RUN: llvm-mc -filetype=obj -triple=riscv64 %s -o %t.o
4
# RUN: llvm-mc -filetype=obj -triple=riscv64 %S/Inputs/abs256.s -o %t256.o
5
#
0 commit comments