Skip to content

Commit 66a6c10

Browse files
author
Siva Chandra Reddy
committed
[libc] Add a cacheline size of arm target.
It is set arbitrarily at 32 now. It can be adjusted as required in future.
1 parent f3caa98 commit 66a6c10

File tree

1 file changed

+2
-0
lines changed
  • libc/src/string/memory_utils

1 file changed

+2
-0
lines changed

libc/src/string/memory_utils/utils.h

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -17,6 +17,8 @@
1717
// time.
1818
#if defined(LLVM_LIBC_ARCH_AARCH64) || defined(LLVM_LIBC_ARCH_X86)
1919
#define LLVM_LIBC_CACHELINE_SIZE 64
20+
#elif defined(LLVM_LIBC_ARCH_ARM)
21+
#define LLVM_LIBC_CACHELINE_SIZE 32
2022
#else
2123
#error "Unsupported platform for memory functions."
2224
#endif

0 commit comments

Comments
 (0)