We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 9ccef38 commit 68aae30Copy full SHA for 68aae30
README.md
@@ -1,3 +1,12 @@
1
+
2
+SymbiFlow WIP changes for Verilog to Routing (VTR)
3
+==================================================
4
5
+This branch contains work in progress changes for using Verilog to Routing
6
+(VTR) as part of SymbiFlow.
7
8
+---
9
10
# Verilog to Routing (VTR)
11
[](https://travis-ci.org/verilog-to-routing/vtr-verilog-to-routing) [](http://docs.verilogtorouting.org/en/latest/?badge=latest)
12
0 commit comments