File tree 32 files changed +212
-72
lines changed
32 files changed +212
-72
lines changed Load Diff Large diffs are not rendered by default.
Original file line number Diff line number Diff line change @@ -160,7 +160,8 @@ void SystemInit( void )
160
160
//PLL0 is 120MHz
161
161
GCLK -> PCHCTRL [OSCCTRL_GCLK_ID_FDPLL0 ].reg = (1 << GCLK_PCHCTRL_CHEN_Pos ) | GCLK_PCHCTRL_GEN (GCLK_PCHCTRL_GEN_GCLK5_Val );
162
162
163
- OSCCTRL -> Dpll [0 ].DPLLRATIO .reg = OSCCTRL_DPLLRATIO_LDRFRAC (0x00 ) | OSCCTRL_DPLLRATIO_LDR (119 ); //120 Mhz
163
+ // This rounds to nearest full-MHz increment; not currently using frac
164
+ OSCCTRL -> Dpll [0 ].DPLLRATIO .reg = OSCCTRL_DPLLRATIO_LDRFRAC (0x00 ) | OSCCTRL_DPLLRATIO_LDR ((F_CPU - 500000 ) / 1000000 );
164
165
165
166
while (OSCCTRL -> Dpll [0 ].DPLLSYNCBUSY .bit .DPLLRATIO );
166
167
Original file line number Diff line number Diff line change @@ -25,8 +25,7 @@ extern "C" {
25
25
26
26
27
27
#if defined(__SAMD51__ )
28
- //CHANGE THIS IF YOU CHANGE THE CLOCK SPEED
29
- uint32_t SystemCoreClock = 120000000ul ;
28
+ uint32_t SystemCoreClock = F_CPU ;
30
29
#else
31
30
/*
32
31
* System Core Clock is at 1MHz (8MHz/8) at Reset.
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
/*----------------------------------------------------------------------------
36
36
* Headers
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
/*----------------------------------------------------------------------------
36
36
* Headers
Original file line number Diff line number Diff line change 31
31
#define VARIANT_MAINOSC (32768ul)
32
32
33
33
// Master clock frequency
34
- #define VARIANT_MCK (48000000ul )
34
+ #define VARIANT_MCK (F_CPU )
35
35
36
36
// Pins
37
37
// ----
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
/*----------------------------------------------------------------------------
36
36
* Headers
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
/*----------------------------------------------------------------------------
36
36
* Headers
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
/*----------------------------------------------------------------------------
36
36
* Headers
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (120000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
- #define VARIANT_GCLK0_FREQ (120000000UL )
35
+ #define VARIANT_GCLK0_FREQ (F_CPU )
36
36
#define VARIANT_GCLK1_FREQ (48000000UL)
37
37
#define VARIANT_GCLK2_FREQ (100000000UL)
38
38
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
/*----------------------------------------------------------------------------
36
36
* Headers
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (120000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
- #define VARIANT_GCLK0_FREQ (120000000UL )
35
+ #define VARIANT_GCLK0_FREQ (F_CPU )
36
36
#define VARIANT_GCLK1_FREQ (48000000UL)
37
37
#define VARIANT_GCLK2_FREQ (100000000UL)
38
38
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
/*----------------------------------------------------------------------------
36
36
* Headers
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
/*----------------------------------------------------------------------------
36
36
* Headers
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (120000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
- #define VARIANT_GCLK0_FREQ (120000000UL )
35
+ #define VARIANT_GCLK0_FREQ (F_CPU )
36
36
#define VARIANT_GCLK1_FREQ (48000000UL)
37
37
#define VARIANT_GCLK2_FREQ (100000000UL)
38
38
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
/*----------------------------------------------------------------------------
36
36
* Headers
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (120000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
- #define VARIANT_GCLK0_FREQ (120000000UL )
35
+ #define VARIANT_GCLK0_FREQ (F_CPU )
36
36
#define VARIANT_GCLK1_FREQ (48000000UL)
37
37
#define VARIANT_GCLK2_FREQ (100000000UL)
38
38
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (120000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
- #define VARIANT_GCLK0_FREQ (120000000UL )
35
+ #define VARIANT_GCLK0_FREQ (F_CPU )
36
36
#define VARIANT_GCLK1_FREQ (48000000UL)
37
37
#define VARIANT_GCLK2_FREQ (100000000UL)
38
38
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
// Master clock frequency
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
// Pins
36
36
// ----
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
// Master clock frequency
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
// Pins
36
36
// ----
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
// Master clock frequency
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
// Pins
36
36
// ----
@@ -196,4 +196,4 @@ extern Uart Serial2;
196
196
#define SerialGSM Serial2
197
197
198
198
#define ARDUINO_GSM_COMPATIBILITY_WRAPPER
199
- #define GSM_DEFAULT_STREAM SerialGSM
199
+ #define GSM_DEFAULT_STREAM SerialGSM
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
// Master clock frequency
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
// Pins
36
36
// ----
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
// Master clock frequency
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
// Pins
36
36
// ----
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
// Master clock frequency
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
// Pins
36
36
// ----
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
// Master clock frequency
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
// Pins
36
36
// ----
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
/*----------------------------------------------------------------------------
36
36
* Headers
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (120000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
- #define VARIANT_GCLK0_FREQ (120000000UL )
35
+ #define VARIANT_GCLK0_FREQ (F_CPU )
36
36
#define VARIANT_GCLK1_FREQ (48000000UL)
37
37
#define VARIANT_GCLK2_FREQ (100000000UL)
38
38
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (120000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
- #define VARIANT_GCLK0_FREQ (120000000UL )
35
+ #define VARIANT_GCLK0_FREQ (F_CPU )
36
36
#define VARIANT_GCLK1_FREQ (48000000UL)
37
37
#define VARIANT_GCLK2_FREQ (100000000UL)
38
38
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (120000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
- #define VARIANT_GCLK0_FREQ (120000000UL )
35
+ #define VARIANT_GCLK0_FREQ (F_CPU )
36
36
#define VARIANT_GCLK1_FREQ (48000000UL)
37
37
#define VARIANT_GCLK2_FREQ (100000000UL)
38
38
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (120000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
- #define VARIANT_GCLK0_FREQ (120000000UL )
35
+ #define VARIANT_GCLK0_FREQ (F_CPU )
36
36
#define VARIANT_GCLK1_FREQ (48000000UL)
37
37
#define VARIANT_GCLK2_FREQ (100000000UL)
38
38
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
/*----------------------------------------------------------------------------
36
36
* Headers
Original file line number Diff line number Diff line change 30
30
#define VARIANT_MAINOSC (32768ul)
31
31
32
32
/** Master clock frequency */
33
- #define VARIANT_MCK (48000000ul )
33
+ #define VARIANT_MCK (F_CPU )
34
34
35
35
/*----------------------------------------------------------------------------
36
36
* Headers
You can’t perform that action at this time.
0 commit comments