@@ -4969,16 +4969,13 @@ typedef struct
4969
4969
tmpreg = READ_BIT (RCC -> APB1ENR , RCC_APB1ENR_RTCAPBEN );\
4970
4970
UNUSED (tmpreg ); \
4971
4971
} while (0U )
4972
- #if defined(STM32F412Zx ) || defined(STM32F412Vx ) || defined(STM32F412Rx ) || defined(STM32F413xx ) || defined(STM32F423xx )
4973
4972
#define __HAL_RCC_USART3_CLK_ENABLE () do { \
4974
4973
__IO uint32_t tmpreg = 0x00U; \
4975
4974
SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
4976
4975
/* Delay after an RCC peripheral clock enabling */ \
4977
4976
tmpreg = READ_BIT (RCC -> APB1ENR , RCC_APB1ENR_USART3EN );\
4978
4977
UNUSED (tmpreg ); \
4979
4978
} while (0U )
4980
- #endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
4981
-
4982
4979
#if defined(STM32F413xx ) || defined(STM32F423xx )
4983
4980
#define __HAL_RCC_UART4_CLK_ENABLE () do { \
4984
4981
__IO uint32_t tmpreg = 0x00U; \
@@ -5098,9 +5095,7 @@ typedef struct
5098
5095
#endif /* STM32F413xx || STM32F423xx */
5099
5096
#define __HAL_RCC_RTCAPB_CLK_DISABLE () (RCC->APB1ENR &= ~(RCC_APB1ENR_RTCAPBEN))
5100
5097
#define __HAL_RCC_SPI3_CLK_DISABLE () (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
5101
- #if defined(STM32F412Zx ) || defined(STM32F412Vx ) || defined(STM32F412Rx ) || defined(STM32F413xx ) || defined(STM32F423xx )
5102
5098
#define __HAL_RCC_USART3_CLK_DISABLE () (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))
5103
- #endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
5104
5099
#if defined(STM32F413xx ) || defined(STM32F423xx )
5105
5100
#define __HAL_RCC_UART4_CLK_DISABLE () (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))
5106
5101
#define __HAL_RCC_UART5_CLK_DISABLE () (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
@@ -5140,9 +5135,7 @@ typedef struct
5140
5135
#endif /* STM32F413xx || STM32F423xx */
5141
5136
#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED () ((RCC->APB1ENR & (RCC_APB1ENR_RTCAPBEN)) != RESET)
5142
5137
#define __HAL_RCC_SPI3_IS_CLK_ENABLED () ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)
5143
- #if defined(STM32F412Zx ) || defined(STM32F412Vx ) || defined(STM32F412Rx ) || defined(STM32F413xx ) || defined(STM32F423xx )
5144
5138
#define __HAL_RCC_USART3_IS_CLK_ENABLED () ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET)
5145
- #endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx | STM32F423xx */
5146
5139
#if defined(STM32F413xx ) || defined(STM32F423xx )
5147
5140
#define __HAL_RCC_UART4_IS_CLK_ENABLED () ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET)
5148
5141
#define __HAL_RCC_UART5_IS_CLK_ENABLED () ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
@@ -5171,9 +5164,7 @@ typedef struct
5171
5164
#endif /* STM32F413xx || STM32F423xx */
5172
5165
#define __HAL_RCC_RTCAPB_IS_CLK_DISABLED () ((RCC->APB1ENR & (RCC_APB1ENR_RTCAPBEN)) == RESET)
5173
5166
#define __HAL_RCC_SPI3_IS_CLK_DISABLED () ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)
5174
- #if defined(STM32F412Zx ) || defined(STM32F412Vx ) || defined(STM32F412Rx ) || defined(STM32F413xx ) || defined(STM32F423xx )
5175
5167
#define __HAL_RCC_USART3_IS_CLK_DISABLED () ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET)
5176
- #endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx | STM32F423xx */
5177
5168
#if defined(STM32F413xx ) || defined(STM32F423xx )
5178
5169
#define __HAL_RCC_UART4_IS_CLK_DISABLED () ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET)
5179
5170
#define __HAL_RCC_UART5_IS_CLK_DISABLED () ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
@@ -5445,9 +5436,7 @@ typedef struct
5445
5436
#define __HAL_RCC_LPTIM1_FORCE_RESET () (RCC->APB1RSTR |= (RCC_APB1RSTR_LPTIM1RST))
5446
5437
#endif /* STM32F413xx || STM32F423xx */
5447
5438
#define __HAL_RCC_SPI3_FORCE_RESET () (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
5448
- #if defined(STM32F412Zx ) || defined(STM32F412Vx ) || defined(STM32F412Rx ) || defined(STM32F413xx ) || defined(STM32F423xx )
5449
5439
#define __HAL_RCC_USART3_FORCE_RESET () (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))
5450
- #endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
5451
5440
#if defined(STM32F413xx ) || defined(STM32F423xx )
5452
5441
#define __HAL_RCC_UART4_FORCE_RESET () (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))
5453
5442
#define __HAL_RCC_UART5_FORCE_RESET () (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))
@@ -5475,9 +5464,7 @@ typedef struct
5475
5464
#define __HAL_RCC_LPTIM1_RELEASE_RESET () (RCC->APB1RSTR &= ~(RCC_APB1RSTR_LPTIM1RST))
5476
5465
#endif /* STM32F413xx || STM32F423xx */
5477
5466
#define __HAL_RCC_SPI3_RELEASE_RESET () (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
5478
- #if defined(STM32F412Zx ) || defined(STM32F412Vx ) || defined(STM32F412Rx ) || defined(STM32F413xx ) || defined(STM32F423xx )
5479
5467
#define __HAL_RCC_USART3_RELEASE_RESET () (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))
5480
- #endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
5481
5468
#if defined(STM32F413xx ) || defined(STM32F423xx )
5482
5469
#define __HAL_RCC_UART4_RELEASE_RESET () (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))
5483
5470
#define __HAL_RCC_UART5_RELEASE_RESET () (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))
@@ -5633,9 +5620,7 @@ typedef struct
5633
5620
#endif /* STM32F413xx || STM32F423xx */
5634
5621
#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE () (RCC->APB1LPENR |= (RCC_APB1LPENR_RTCAPBLPEN))
5635
5622
#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE () (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))
5636
- #if defined(STM32F412Zx ) || defined(STM32F412Vx ) || defined(STM32F412Rx ) || defined(STM32F413xx ) || defined(STM32F423xx )
5637
5623
#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE () (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))
5638
- #endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
5639
5624
#if defined(STM32F413xx ) || defined(STM32F423xx )
5640
5625
#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE () (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))
5641
5626
#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE () (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))
@@ -5664,9 +5649,7 @@ typedef struct
5664
5649
#endif /* STM32F413xx || STM32F423xx */
5665
5650
#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE () (RCC->APB1LPENR &= ~(RCC_APB1LPENR_RTCAPBLPEN))
5666
5651
#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE () (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))
5667
- #if defined(STM32F412Zx ) || defined(STM32F412Vx ) || defined(STM32F412Rx ) || defined(STM32F413xx ) || defined(STM32F423xx )
5668
5652
#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE () (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN))
5669
- #endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
5670
5653
#if defined(STM32F413xx ) || defined(STM32F423xx )
5671
5654
#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE () (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN))
5672
5655
#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE () (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN))
0 commit comments