Skip to content

Commit de25178

Browse files
Adding new variant for Generic G070xxT (stm32duino#1638)
* add Generic G070CB/G070KB/G070RB variant
1 parent 7fc68de commit de25178

File tree

8 files changed

+673
-6
lines changed

8 files changed

+673
-6
lines changed

README.md

+3
Original file line numberDiff line numberDiff line change
@@ -301,6 +301,9 @@ User can add a STM32 based board following this [wiki](https://github.com/stm32d
301301
| :green_heart: | STM32G031K4<br>STM32G031K6<br>STM32G031K8 | Generic Board | *2.0.0* | |
302302
| :green_heart: | STM32G041J6 | Generic Board | *2.0.0* | |
303303
| :green_heart: | STM32G041K6<br>STM32G041K8 | Generic Board | *2.0.0* | |
304+
| :yellow_heart: | STM32G070CB | Generic Board | **2.3.0** | |
305+
| :yellow_heart: | STM32G070KB | Generic Board | **2.3.0** | |
306+
| :yellow_heart: | STM32G070RB | Generic Board | **2.3.0** | |
304307
| :green_heart: | STM32G071R6<br>STM32G071R8<br>STM32G071RB | Generic Board | *2.0.0* | |
305308
| :green_heart: | STM32G081RB | Generic Board | *2.0.0* | |
306309
| :green_heart: | STM32G0B1RB<br>STM32G0B1RC<br>STM32G0B1RE | Generic Board | *2.1.0* | |

boards.txt

+24
Original file line numberDiff line numberDiff line change
@@ -3334,6 +3334,30 @@ GenG0.menu.pnum.GENERIC_G041K8UX.build.board=GENERIC_G041K8UX
33343334
GenG0.menu.pnum.GENERIC_G041K8UX.build.product_line=STM32G041xx
33353335
GenG0.menu.pnum.GENERIC_G041K8UX.build.variant=STM32G0xx/G031K(4-6-8)(T-U)_G041K(6-8)(T-U)
33363336

3337+
# Generic G070CBTx
3338+
GenG0.menu.pnum.GENERIC_G070CBTX=Generic G070CBTx
3339+
GenG0.menu.pnum.GENERIC_G070CBTX.upload.maximum_size=131072
3340+
GenG0.menu.pnum.GENERIC_G070CBTX.upload.maximum_data_size=36864
3341+
GenG0.menu.pnum.GENERIC_G070CBTX.build.board=GENERIC_G070CBTX
3342+
GenG0.menu.pnum.GENERIC_G070CBTX.build.product_line=STM32G070xx
3343+
GenG0.menu.pnum.GENERIC_G070CBTX.build.variant=STM32G0xx/G070CBT
3344+
3345+
# Generic G070KBTx
3346+
GenG0.menu.pnum.GENERIC_G070KBTX=Generic G070KBTx
3347+
GenG0.menu.pnum.GENERIC_G070KBTX.upload.maximum_size=131072
3348+
GenG0.menu.pnum.GENERIC_G070KBTX.upload.maximum_data_size=36864
3349+
GenG0.menu.pnum.GENERIC_G070KBTX.build.board=GENERIC_G070KBTX
3350+
GenG0.menu.pnum.GENERIC_G070KBTX.build.product_line=STM32G070xx
3351+
GenG0.menu.pnum.GENERIC_G070KBTX.build.variant=STM32G0xx/G070KBT
3352+
3353+
# Generic G070RBTx
3354+
GenG0.menu.pnum.GENERIC_G070RBTX=Generic G070RBTx
3355+
GenG0.menu.pnum.GENERIC_G070RBTX.upload.maximum_size=131072
3356+
GenG0.menu.pnum.GENERIC_G070RBTX.upload.maximum_data_size=36864
3357+
GenG0.menu.pnum.GENERIC_G070RBTX.build.board=GENERIC_G070RBTX
3358+
GenG0.menu.pnum.GENERIC_G070RBTX.build.product_line=STM32G070xx
3359+
GenG0.menu.pnum.GENERIC_G070RBTX.build.variant=STM32G0xx/G070RBT
3360+
33373361
# Generic G071R6Tx
33383362
GenG0.menu.pnum.GENERIC_G071R6TX=Generic G071R6Tx
33393363
GenG0.menu.pnum.GENERIC_G071R6TX.upload.maximum_size=32768

variants/STM32G0xx/G070CBT/generic_clock.c

+33-2
Original file line numberDiff line numberDiff line change
@@ -20,8 +20,39 @@
2020
*/
2121
WEAK void SystemClock_Config(void)
2222
{
23-
/* SystemClock_Config can be generated by STM32CubeMX */
24-
#warning "SystemClock_Config() is empty. Default clock at reset is used."
23+
RCC_OscInitTypeDef RCC_OscInitStruct = {};
24+
RCC_ClkInitTypeDef RCC_ClkInitStruct = {};
25+
26+
/** Configure the main internal regulator output voltage
27+
*/
28+
HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
29+
/** Initializes the RCC Oscillators according to the specified parameters
30+
* in the RCC_OscInitTypeDef structure.
31+
*/
32+
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
33+
RCC_OscInitStruct.HSIState = RCC_HSI_ON;
34+
RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
35+
RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
36+
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
37+
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
38+
RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
39+
RCC_OscInitStruct.PLL.PLLN = 8;
40+
RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
41+
RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
42+
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
43+
Error_Handler();
44+
}
45+
/** Initializes the CPU, AHB and APB buses clocks
46+
*/
47+
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
48+
| RCC_CLOCKTYPE_PCLK1;
49+
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
50+
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
51+
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
52+
53+
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
54+
Error_Handler();
55+
}
2556
}
2657

2758
#endif /* ARDUINO_GENERIC_* */
+185
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,185 @@
1+
/*
2+
******************************************************************************
3+
**
4+
** @file : LinkerScript.ld
5+
**
6+
** @author : Auto-generated by STM32CubeIDE
7+
**
8+
** @brief : Linker script for STM32G070CBTx Device from STM32G0 series
9+
** 128Kbytes FLASH
10+
** 36Kbytes RAM
11+
**
12+
** Set heap size, stack size and stack location according
13+
** to application requirements.
14+
**
15+
** Set memory bank area and size if external memory is used
16+
**
17+
** Target : STMicroelectronics STM32
18+
**
19+
** Distribution: The file is distributed as is, without any warranty
20+
** of any kind.
21+
**
22+
******************************************************************************
23+
** @attention
24+
**
25+
** Copyright (c) 2022 STMicroelectronics.
26+
** All rights reserved.
27+
**
28+
** This software is licensed under terms that can be found in the LICENSE file
29+
** in the root directory of this software component.
30+
** If no LICENSE file comes with this software, it is provided AS-IS.
31+
**
32+
******************************************************************************
33+
*/
34+
35+
/* Entry Point */
36+
ENTRY(Reset_Handler)
37+
38+
/* Highest address of the user mode stack */
39+
_estack = ORIGIN(RAM) + LENGTH(RAM); /* end of "RAM" Ram type memory */
40+
41+
_Min_Heap_Size = 0x200 ; /* required amount of heap */
42+
_Min_Stack_Size = 0x400 ; /* required amount of stack */
43+
44+
/* Memories definition */
45+
MEMORY
46+
{
47+
RAM (xrw) : ORIGIN = 0x20000000, LENGTH = LD_MAX_DATA_SIZE
48+
FLASH (rx) : ORIGIN = 0x8000000 + LD_FLASH_OFFSET, LENGTH = LD_MAX_SIZE - LD_FLASH_OFFSET
49+
}
50+
51+
/* Sections */
52+
SECTIONS
53+
{
54+
/* The startup code into "FLASH" Rom type memory */
55+
.isr_vector :
56+
{
57+
. = ALIGN(4);
58+
KEEP(*(.isr_vector)) /* Startup code */
59+
. = ALIGN(4);
60+
} >FLASH
61+
62+
/* The program code and other data into "FLASH" Rom type memory */
63+
.text :
64+
{
65+
. = ALIGN(4);
66+
*(.text) /* .text sections (code) */
67+
*(.text*) /* .text* sections (code) */
68+
*(.glue_7) /* glue arm to thumb code */
69+
*(.glue_7t) /* glue thumb to arm code */
70+
*(.eh_frame)
71+
72+
KEEP (*(.init))
73+
KEEP (*(.fini))
74+
75+
. = ALIGN(4);
76+
_etext = .; /* define a global symbols at end of code */
77+
} >FLASH
78+
79+
/* Constant data into "FLASH" Rom type memory */
80+
.rodata :
81+
{
82+
. = ALIGN(4);
83+
*(.rodata) /* .rodata sections (constants, strings, etc.) */
84+
*(.rodata*) /* .rodata* sections (constants, strings, etc.) */
85+
. = ALIGN(4);
86+
} >FLASH
87+
88+
.ARM.extab : {
89+
. = ALIGN(4);
90+
*(.ARM.extab* .gnu.linkonce.armextab.*)
91+
. = ALIGN(4);
92+
} >FLASH
93+
94+
.ARM : {
95+
. = ALIGN(4);
96+
__exidx_start = .;
97+
*(.ARM.exidx*)
98+
__exidx_end = .;
99+
. = ALIGN(4);
100+
} >FLASH
101+
102+
.preinit_array :
103+
{
104+
. = ALIGN(4);
105+
PROVIDE_HIDDEN (__preinit_array_start = .);
106+
KEEP (*(.preinit_array*))
107+
PROVIDE_HIDDEN (__preinit_array_end = .);
108+
. = ALIGN(4);
109+
} >FLASH
110+
111+
.init_array :
112+
{
113+
. = ALIGN(4);
114+
PROVIDE_HIDDEN (__init_array_start = .);
115+
KEEP (*(SORT(.init_array.*)))
116+
KEEP (*(.init_array*))
117+
PROVIDE_HIDDEN (__init_array_end = .);
118+
. = ALIGN(4);
119+
} >FLASH
120+
121+
.fini_array :
122+
{
123+
. = ALIGN(4);
124+
PROVIDE_HIDDEN (__fini_array_start = .);
125+
KEEP (*(SORT(.fini_array.*)))
126+
KEEP (*(.fini_array*))
127+
PROVIDE_HIDDEN (__fini_array_end = .);
128+
. = ALIGN(4);
129+
} >FLASH
130+
131+
/* Used by the startup to initialize data */
132+
_sidata = LOADADDR(.data);
133+
134+
/* Initialized data sections into "RAM" Ram type memory */
135+
.data :
136+
{
137+
. = ALIGN(4);
138+
_sdata = .; /* create a global symbol at data start */
139+
*(.data) /* .data sections */
140+
*(.data*) /* .data* sections */
141+
*(.RamFunc) /* .RamFunc sections */
142+
*(.RamFunc*) /* .RamFunc* sections */
143+
144+
. = ALIGN(4);
145+
_edata = .; /* define a global symbol at data end */
146+
147+
} >RAM AT> FLASH
148+
149+
/* Uninitialized data section into "RAM" Ram type memory */
150+
. = ALIGN(4);
151+
.bss :
152+
{
153+
/* This is used by the startup in order to initialize the .bss section */
154+
_sbss = .; /* define a global symbol at bss start */
155+
__bss_start__ = _sbss;
156+
*(.bss)
157+
*(.bss*)
158+
*(COMMON)
159+
160+
. = ALIGN(4);
161+
_ebss = .; /* define a global symbol at bss end */
162+
__bss_end__ = _ebss;
163+
} >RAM
164+
165+
/* User_heap_stack section, used to check that there is enough "RAM" Ram type memory left */
166+
._user_heap_stack :
167+
{
168+
. = ALIGN(8);
169+
PROVIDE ( end = . );
170+
PROVIDE ( _end = . );
171+
. = . + _Min_Heap_Size;
172+
. = . + _Min_Stack_Size;
173+
. = ALIGN(8);
174+
} >RAM
175+
176+
/* Remove information from the compiler libraries */
177+
/DISCARD/ :
178+
{
179+
libc.a ( * )
180+
libm.a ( * )
181+
libgcc.a ( * )
182+
}
183+
184+
.ARM.attributes 0 : { *(.ARM.attributes) }
185+
}

variants/STM32G0xx/G070KBT/generic_clock.c

+33-2
Original file line numberDiff line numberDiff line change
@@ -20,8 +20,39 @@
2020
*/
2121
WEAK void SystemClock_Config(void)
2222
{
23-
/* SystemClock_Config can be generated by STM32CubeMX */
24-
#warning "SystemClock_Config() is empty. Default clock at reset is used."
23+
RCC_OscInitTypeDef RCC_OscInitStruct = {};
24+
RCC_ClkInitTypeDef RCC_ClkInitStruct = {};
25+
26+
/** Configure the main internal regulator output voltage
27+
*/
28+
HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
29+
/** Initializes the RCC Oscillators according to the specified parameters
30+
* in the RCC_OscInitTypeDef structure.
31+
*/
32+
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
33+
RCC_OscInitStruct.HSIState = RCC_HSI_ON;
34+
RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
35+
RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
36+
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
37+
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
38+
RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
39+
RCC_OscInitStruct.PLL.PLLN = 8;
40+
RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
41+
RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
42+
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
43+
Error_Handler();
44+
}
45+
/** Initializes the CPU, AHB and APB buses clocks
46+
*/
47+
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
48+
| RCC_CLOCKTYPE_PCLK1;
49+
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
50+
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
51+
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
52+
53+
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
54+
Error_Handler();
55+
}
2556
}
2657

2758
#endif /* ARDUINO_GENERIC_* */

0 commit comments

Comments
 (0)