Skip to content

Commit 0f155d0

Browse files
geosmallfpistm
authored andcommitted
Fix flash latency for F4x5RG running full speed at 168MHz
Change 2 instances: HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) --> HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5)
1 parent fdc2856 commit 0f155d0

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

variants/Generic_F4x5RG/variant.cpp

+2-2
Original file line numberDiff line numberDiff line change
@@ -158,7 +158,7 @@ static uint8_t SetSysClock_PLL_HSE(uint8_t bypass)
158158
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; // 168 MHz
159159
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4; // 42 MHz
160160
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2; // 84 MHz
161-
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
161+
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
162162
return 0; // FAIL
163163
}
164164

@@ -208,7 +208,7 @@ uint8_t SetSysClock_PLL_HSI(void)
208208
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; // 168 MHz
209209
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4; // 42 MHz
210210
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2; // 84 MHz
211-
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
211+
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
212212
return 0; // FAIL
213213
}
214214

0 commit comments

Comments
 (0)