@@ -39,7 +39,7 @@ template< typename SPI_CLK, typename SPI_MOSI, typename SPI_MISO, typename SPI_S
39
39
SPI_SS::SetDirWrite ();
40
40
SPI_SS::Set ();
41
41
}
42
- #elif SPI_HAS_TRANSACTION
42
+ #elif defined( SPI_HAS_TRANSACTION)
43
43
static void init () {
44
44
SPI.begin (); // The SPI library with transaction will take care of setting up the pins - settings is set in beginTransaction()
45
45
SPI_SS::SetDirWrite ();
@@ -154,7 +154,7 @@ MAX3421e< SPI_SS, INTR >::MAX3421e() {
154
154
template < typename SPI_SS, typename INTR >
155
155
void MAX3421e< SPI_SS, INTR >::regWr(uint8_t reg, uint8_t data) {
156
156
XMEM_ACQUIRE_SPI ();
157
- #if SPI_HAS_TRANSACTION
157
+ #if defined( SPI_HAS_TRANSACTION)
158
158
SPI.beginTransaction (SPISettings (26000000 , MSBFIRST, SPI_MODE0)); // The MAX3421E can handle up to 26MHz, use MSB First and SPI mode 0
159
159
#endif
160
160
SPI_SS::Clear ();
@@ -164,7 +164,7 @@ void MAX3421e< SPI_SS, INTR >::regWr(uint8_t reg, uint8_t data) {
164
164
c[0 ] = reg | 0x02 ;
165
165
c[1 ] = data;
166
166
spi4teensy3::send (c, 2 );
167
- #elif SPI_HAS_TRANSACTION
167
+ #elif defined( SPI_HAS_TRANSACTION)
168
168
uint8_t c[2 ];
169
169
c[0 ] = reg | 0x02 ;
170
170
c[1 ] = data;
@@ -185,7 +185,7 @@ void MAX3421e< SPI_SS, INTR >::regWr(uint8_t reg, uint8_t data) {
185
185
#endif
186
186
187
187
SPI_SS::Set ();
188
- #if SPI_HAS_TRANSACTION
188
+ #if defined( SPI_HAS_TRANSACTION)
189
189
SPI.endTransaction ();
190
190
#endif
191
191
XMEM_RELEASE_SPI ();
@@ -197,7 +197,7 @@ void MAX3421e< SPI_SS, INTR >::regWr(uint8_t reg, uint8_t data) {
197
197
template < typename SPI_SS, typename INTR >
198
198
uint8_t * MAX3421e< SPI_SS, INTR >::bytesWr(uint8_t reg, uint8_t nbytes, uint8_t * data_p) {
199
199
XMEM_ACQUIRE_SPI ();
200
- #if SPI_HAS_TRANSACTION
200
+ #if defined( SPI_HAS_TRANSACTION)
201
201
SPI.beginTransaction (SPISettings (26000000 , MSBFIRST, SPI_MODE0)); // The MAX3421E can handle up to 26MHz, use MSB First and SPI mode 0
202
202
#endif
203
203
SPI_SS::Clear ();
@@ -206,7 +206,7 @@ uint8_t* MAX3421e< SPI_SS, INTR >::bytesWr(uint8_t reg, uint8_t nbytes, uint8_t*
206
206
spi4teensy3::send (reg | 0x02 );
207
207
spi4teensy3::send (data_p, nbytes);
208
208
data_p += nbytes;
209
- #elif SPI_HAS_TRANSACTION
209
+ #elif defined( SPI_HAS_TRANSACTION)
210
210
SPI.transfer (reg | 0x02 );
211
211
SPI.transfer (data_p, nbytes);
212
212
data_p += nbytes;
@@ -238,7 +238,7 @@ uint8_t* MAX3421e< SPI_SS, INTR >::bytesWr(uint8_t reg, uint8_t nbytes, uint8_t*
238
238
#endif
239
239
240
240
SPI_SS::Set ();
241
- #if SPI_HAS_TRANSACTION
241
+ #if defined( SPI_HAS_TRANSACTION)
242
242
SPI.endTransaction ();
243
243
#endif
244
244
XMEM_RELEASE_SPI ();
@@ -260,7 +260,7 @@ void MAX3421e< SPI_SS, INTR >::gpioWr(uint8_t data) {
260
260
template < typename SPI_SS, typename INTR >
261
261
uint8_t MAX3421e< SPI_SS, INTR >::regRd(uint8_t reg) {
262
262
XMEM_ACQUIRE_SPI ();
263
- #if SPI_HAS_TRANSACTION
263
+ #if defined( SPI_HAS_TRANSACTION)
264
264
SPI.beginTransaction (SPISettings (26000000 , MSBFIRST, SPI_MODE0)); // The MAX3421E can handle up to 26MHz, use MSB First and SPI mode 0
265
265
#endif
266
266
SPI_SS::Clear ();
@@ -274,7 +274,7 @@ uint8_t MAX3421e< SPI_SS, INTR >::regRd(uint8_t reg) {
274
274
uint8_t rv = 0 ;
275
275
HAL_SPI_Receive (&SPI_Handle, &rv, 1 , HAL_MAX_DELAY);
276
276
SPI_SS::Set ();
277
- #elif !defined(SPDR) || SPI_HAS_TRANSACTION
277
+ #elif !defined(SPDR) || defined( SPI_HAS_TRANSACTION)
278
278
SPI.transfer (reg);
279
279
uint8_t rv = SPI.transfer (0 ); // Send empty byte
280
280
SPI_SS::Set ();
@@ -287,7 +287,7 @@ uint8_t MAX3421e< SPI_SS, INTR >::regRd(uint8_t reg) {
287
287
uint8_t rv = SPDR;
288
288
#endif
289
289
290
- #if SPI_HAS_TRANSACTION
290
+ #if defined( SPI_HAS_TRANSACTION)
291
291
SPI.endTransaction ();
292
292
#endif
293
293
XMEM_RELEASE_SPI ();
@@ -299,7 +299,7 @@ uint8_t MAX3421e< SPI_SS, INTR >::regRd(uint8_t reg) {
299
299
template < typename SPI_SS, typename INTR >
300
300
uint8_t * MAX3421e< SPI_SS, INTR >::bytesRd(uint8_t reg, uint8_t nbytes, uint8_t * data_p) {
301
301
XMEM_ACQUIRE_SPI ();
302
- #if SPI_HAS_TRANSACTION
302
+ #if defined( SPI_HAS_TRANSACTION)
303
303
SPI.beginTransaction (SPISettings (26000000 , MSBFIRST, SPI_MODE0)); // The MAX3421E can handle up to 26MHz, use MSB First and SPI mode 0
304
304
#endif
305
305
SPI_SS::Clear ();
@@ -308,7 +308,7 @@ uint8_t* MAX3421e< SPI_SS, INTR >::bytesRd(uint8_t reg, uint8_t nbytes, uint8_t*
308
308
spi4teensy3::send (reg);
309
309
spi4teensy3::receive (data_p, nbytes);
310
310
data_p += nbytes;
311
- #elif SPI_HAS_TRANSACTION
311
+ #elif defined( SPI_HAS_TRANSACTION)
312
312
SPI.transfer (reg);
313
313
memset (data_p, 0 , nbytes); // Make sure we send out empty bytes
314
314
SPI.transfer (data_p, nbytes);
@@ -350,7 +350,7 @@ uint8_t* MAX3421e< SPI_SS, INTR >::bytesRd(uint8_t reg, uint8_t nbytes, uint8_t*
350
350
#endif
351
351
352
352
SPI_SS::Set ();
353
- #if SPI_HAS_TRANSACTION
353
+ #if defined( SPI_HAS_TRANSACTION)
354
354
SPI.endTransaction ();
355
355
#endif
356
356
XMEM_RELEASE_SPI ();
0 commit comments