We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 1a6b192 commit 8686048Copy full SHA for 8686048
configs/defconfig.esp32s2
@@ -11,7 +11,8 @@ CONFIG_ESP_SYSTEM_MEMPROT_FEATURE=n
11
CONFIG_ESP32S2_ULP_COPROC_ENABLED=y
12
# ULP Setting for IDF 5.x
13
CONFIG_ULP_COPROC_ENABLED=y
14
-# end of ULP COPROC_ENABLE
+# end of ULP COPROC_ENABLE
15
+# Is it FSM or RISCV exclusively?
16
CONFIG_ULP_COPROC_TYPE_FSM=y
-CONFIG_ULP_COPROC_TYPE_RISCV=y
17
+# CONFIG_ULP_COPROC_TYPE_RISCV=y
18
CONFIG_ULP_COPROC_RESERVE_MEM=4096
0 commit comments