Skip to content

Commit c85677a

Browse files
authored
Update boards.txt
Added CodeCell ESP32c3 Board
1 parent 79e5199 commit c85677a

File tree

1 file changed

+40
-0
lines changed

1 file changed

+40
-0
lines changed

boards.txt

+40
Original file line numberDiff line numberDiff line change
@@ -39636,3 +39636,43 @@ circuitart_zero_s3.menu.EraseFlash.all=Enabled
3963639636
circuitart_zero_s3.menu.EraseFlash.all.upload.erase_cmd=-e
3963739637

3963839638
##############################################################
39639+
codecell.name=CodeCell
39640+
codecell.vid.0=0x303a
39641+
codecell.pid.0=0x1002
39642+
39643+
codecell.bootloader.tool=esptool_py
39644+
codecell.upload.tool=esptool_py
39645+
codecell.upload.maximum_size=4194304
39646+
codecell.upload.maximum_data_size=327680
39647+
codecell.upload.use_1200bps_touch=false
39648+
codecell.upload.wait_for_upload_port=false
39649+
39650+
codecell.upload.speed=921600
39651+
codecell.serial.disableDTR=false
39652+
codecell.serial.disableRTS=false
39653+
39654+
codecell.build.tarch=riscv32
39655+
codecell.build.target=esp
39656+
codecell.build.mcu=esp32c3
39657+
codecell.build.core=esp32
39658+
codecell.build.variant=codecell
39659+
codecell.build.board=ESP32C3_DEV
39660+
codecell.build.bootloader_addr=0x0
39661+
codecell.build.cdc_on_boot=1
39662+
codecell.build.f_cpu=160000000L
39663+
codecell.build.flash_size=4MB
39664+
codecell.build.flash_freq=80m
39665+
codecell.build.flash_mode=qio
39666+
codecell.build.boot=qio
39667+
codecell.build.partitions=default
39668+
39669+
codecell.menu.PartitionScheme.default=Default 4MB with spiffs (1.2MB APP/1.5MB SPIFFS)
39670+
codecell.menu.CPUFreq.160=160MHz
39671+
codecell.menu.FlashMode.qio=QIO
39672+
codecell.menu.FlashFreq.80=80MHz
39673+
codecell.menu.FlashSize.4M=4MB (32Mb)
39674+
codecell.menu.UploadSpeed.921600=921600
39675+
codecell.menu.DebugLevel.none=None
39676+
codecell.menu.EraseFlash.none=Disabled
39677+
39678+
##############################################################

0 commit comments

Comments
 (0)