Skip to content

Commit ac2360d

Browse files
committed
add(board): Add LILYGO T-ETH-Lite
Adds board support for Lilygo T-ETH Lite
1 parent cbf1e94 commit ac2360d

File tree

2 files changed

+166
-0
lines changed

2 files changed

+166
-0
lines changed

Diff for: boards.txt

+116
Original file line numberDiff line numberDiff line change
@@ -4697,6 +4697,122 @@ lilygo_t_display_s3.menu.EraseFlash.all.upload.erase_cmd=-e
46974697

46984698
##############################################################
46994699

4700+
lilygo_t_eth_lite.name=LilyGo T-ETH-Lite
4701+
4702+
lilygo_t_eth_lite.bootloader.tool=esptool_py
4703+
lilygo_t_eth_lite.bootloader.tool.default=esptool_py
4704+
4705+
lilygo_t_eth_lite.upload.tool=esptool_py
4706+
lilygo_t_eth_lite.upload.tool.default=esptool_py
4707+
lilygo_t_eth_lite.upload.tool.network=esp_ota
4708+
4709+
lilygo_t_eth_lite.upload.maximum_size=3145728
4710+
lilygo_t_eth_lite.upload.maximum_data_size=327680
4711+
lilygo_t_eth_lite.upload.speed=921600
4712+
lilygo_t_eth_lite.upload.flags=
4713+
lilygo_t_eth_lite.upload.extra_flags=
4714+
lilygo_t_eth_lite.upload.use_1200bps_touch=false
4715+
lilygo_t_eth_lite.upload.wait_for_upload_port=false
4716+
4717+
lilygo_t_eth_lite.serial.disableDTR=false
4718+
lilygo_t_eth_lite.serial.disableRTS=false
4719+
4720+
lilygo_t_eth_lite.build.tarch=xtensa
4721+
lilygo_t_eth_lite.build.bootloader_addr=0x0
4722+
lilygo_t_eth_lite.build.target=esp32s3
4723+
lilygo_t_eth_lite.build.mcu=esp32s3
4724+
lilygo_t_eth_lite.build.core=esp32
4725+
lilygo_t_eth_lite.build.variant=lilygo_t_eth_lite
4726+
lilygo_t_eth_lite.build.board=LILYGO_T_ETH_LITE
4727+
4728+
lilygo_t_eth_lite.build.usb_mode=1
4729+
lilygo_t_eth_lite.build.cdc_on_boot=0
4730+
lilygo_t_eth_lite.build.msc_on_boot=0
4731+
lilygo_t_eth_lite.build.dfu_on_boot=0
4732+
lilygo_t_eth_lite.build.f_cpu=240000000L
4733+
lilygo_t_eth_lite.build.flash_size=16MB
4734+
lilygo_t_eth_lite.build.flash_freq=80m
4735+
lilygo_t_eth_lite.build.flash_mode=dio
4736+
lilygo_t_eth_lite.build.boot=qio
4737+
lilygo_t_eth_lite.build.boot_freq=80m
4738+
lilygo_t_eth_lite.build.partitions=app3M_fat9M_16MB
4739+
lilygo_t_eth_lite.build.defines=
4740+
lilygo_t_eth_lite.build.loop_core=
4741+
lilygo_t_eth_lite.build.event_core=
4742+
lilygo_t_eth_lite.build.psram_type=opi
4743+
lilygo_t_eth_lite.build.memory_type={build.boot}_{build.psram_type}
4744+
4745+
## IDE 2.0 Seems to not update the value
4746+
lilygo_t_eth_lite.menu.JTAGAdapter.default=Disabled
4747+
lilygo_t_eth_lite.menu.JTAGAdapter.default.build.copy_jtag_files=0
4748+
lilygo_t_eth_lite.menu.JTAGAdapter.builtin=Integrated USB JTAG
4749+
lilygo_t_eth_lite.menu.JTAGAdapter.builtin.build.openocdscript=esp32s3-builtin.cfg
4750+
lilygo_t_eth_lite.menu.JTAGAdapter.builtin.build.copy_jtag_files=1
4751+
4752+
lilygo_t_eth_lite.menu.LoopCore.1=Core 1
4753+
lilygo_t_eth_lite.menu.LoopCore.1.build.loop_core=-DARDUINO_RUNNING_CORE=1
4754+
lilygo_t_eth_lite.menu.LoopCore.0=Core 0
4755+
lilygo_t_eth_lite.menu.LoopCore.0.build.loop_core=-DARDUINO_RUNNING_CORE=0
4756+
4757+
lilygo_t_eth_lite.menu.EventsCore.1=Core 1
4758+
lilygo_t_eth_lite.menu.EventsCore.1.build.event_core=-DARDUINO_EVENT_RUNNING_CORE=1
4759+
lilygo_t_eth_lite.menu.EventsCore.0=Core 0
4760+
lilygo_t_eth_lite.menu.EventsCore.0.build.event_core=-DARDUINO_EVENT_RUNNING_CORE=0
4761+
4762+
lilygo_t_eth_lite.menu.USBMode.hwcdc=Hardware CDC and JTAG
4763+
lilygo_t_eth_lite.menu.USBMode.hwcdc.build.usb_mode=1
4764+
lilygo_t_eth_lite.menu.USBMode.default=USB-OTG (TinyUSB)
4765+
lilygo_t_eth_lite.menu.USBMode.default.build.usb_mode=0
4766+
4767+
lilygo_t_eth_lite.menu.CDCOnBoot.default=Disabled
4768+
lilygo_t_eth_lite.menu.CDCOnBoot.default.build.cdc_on_boot=0
4769+
lilygo_t_eth_lite.menu.CDCOnBoot.cdc=Enabled
4770+
lilygo_t_eth_lite.menu.CDCOnBoot.cdc.build.cdc_on_boot=1
4771+
4772+
lilygo_t_eth_lite.menu.MSCOnBoot.default=Disabled
4773+
lilygo_t_eth_lite.menu.MSCOnBoot.default.build.msc_on_boot=0
4774+
lilygo_t_eth_lite.menu.MSCOnBoot.msc=Enabled (Requires USB-OTG Mode)
4775+
lilygo_t_eth_lite.menu.MSCOnBoot.msc.build.msc_on_boot=1
4776+
4777+
lilygo_t_eth_lite.menu.DFUOnBoot.default=Disabled
4778+
lilygo_t_eth_lite.menu.DFUOnBoot.default.build.dfu_on_boot=0
4779+
lilygo_t_eth_lite.menu.DFUOnBoot.dfu=Enabled (Requires USB-OTG Mode)
4780+
lilygo_t_eth_lite.menu.DFUOnBoot.dfu.build.dfu_on_boot=1
4781+
4782+
lilygo_t_eth_lite.menu.UploadMode.default=UART0 / Hardware CDC
4783+
lilygo_t_eth_lite.menu.UploadMode.default.upload.use_1200bps_touch=false
4784+
lilygo_t_eth_lite.menu.UploadMode.default.upload.wait_for_upload_port=false
4785+
lilygo_t_eth_lite.menu.UploadMode.cdc=USB-OTG CDC (TinyUSB)
4786+
lilygo_t_eth_lite.menu.UploadMode.cdc.upload.use_1200bps_touch=true
4787+
lilygo_t_eth_lite.menu.UploadMode.cdc.upload.wait_for_upload_port=true
4788+
4789+
lilygo_t_eth_lite.menu.PartitionScheme.app3M_fat9M_16MB=16M Flash (3MB APP/9.9MB FATFS)
4790+
lilygo_t_eth_lite.menu.PartitionScheme.app3M_fat9M_16MB.build.partitions=app3M_fat9M_16MB
4791+
lilygo_t_eth_lite.menu.PartitionScheme.app3M_fat9M_16MB.upload.maximum_size=3145728
4792+
lilygo_t_eth_lite.menu.PartitionScheme.rainmaker=RainMaker
4793+
lilygo_t_eth_lite.menu.PartitionScheme.rainmaker.build.partitions=rainmaker
4794+
lilygo_t_eth_lite.menu.PartitionScheme.rainmaker.upload.maximum_size=3145728
4795+
4796+
lilygo_t_eth_lite.menu.DebugLevel.none=None
4797+
lilygo_t_eth_lite.menu.DebugLevel.none.build.code_debug=0
4798+
lilygo_t_eth_lite.menu.DebugLevel.error=Error
4799+
lilygo_t_eth_lite.menu.DebugLevel.error.build.code_debug=1
4800+
lilygo_t_eth_lite.menu.DebugLevel.warn=Warn
4801+
lilygo_t_eth_lite.menu.DebugLevel.warn.build.code_debug=2
4802+
lilygo_t_eth_lite.menu.DebugLevel.info=Info
4803+
lilygo_t_eth_lite.menu.DebugLevel.info.build.code_debug=3
4804+
lilygo_t_eth_lite.menu.DebugLevel.debug=Debug
4805+
lilygo_t_eth_lite.menu.DebugLevel.debug.build.code_debug=4
4806+
lilygo_t_eth_lite.menu.DebugLevel.verbose=Verbose
4807+
lilygo_t_eth_lite.menu.DebugLevel.verbose.build.code_debug=5
4808+
4809+
lilygo_t_eth_lite.menu.EraseFlash.none=Disabled
4810+
lilygo_t_eth_lite.menu.EraseFlash.none.upload.erase_cmd=
4811+
lilygo_t_eth_lite.menu.EraseFlash.all=Enabled
4812+
lilygo_t_eth_lite.menu.EraseFlash.all.upload.erase_cmd=-e
4813+
4814+
##############################################################
4815+
47004816
micros2.name=microS2
47014817
micros2.vid.0=0x239A
47024818
micros2.pid.0=0x80C5

Diff for: variants/lilygo_t_eth_lite/pins_arduino.h

+50
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,50 @@
1+
#ifndef Pins_Arduino_h
2+
#define Pins_Arduino_h
3+
4+
#include <stdint.h>
5+
6+
#define USB_VID 0x303a
7+
#define USB_PID 0x1001
8+
9+
static const uint8_t TX = 43;
10+
static const uint8_t RX = 44;
11+
12+
static const uint8_t SDA = 15;
13+
static const uint8_t SCL = 16;
14+
15+
static const uint8_t SS = 4;
16+
static const uint8_t MISO = 5;
17+
static const uint8_t MOSI = 6;
18+
static const uint8_t SCK = 7;
19+
static const uint8_t SD_SS = 42;
20+
21+
// Analog
22+
static const uint8_t A2 = 3;
23+
static const uint8_t A3 = 4;
24+
static const uint8_t A4 = 5;
25+
static const uint8_t A5 = 6;
26+
static const uint8_t A6 = 7;
27+
static const uint8_t A7 = 8;
28+
29+
// Touch
30+
static const uint8_t T1 = 1;
31+
static const uint8_t T2 = 2;
32+
static const uint8_t T3 = 3;
33+
static const uint8_t T4 = 4;
34+
static const uint8_t T5 = 5;
35+
static const uint8_t T6 = 6;
36+
static const uint8_t T7 = 7;
37+
static const uint8_t T8 = 8;
38+
39+
// Ethernet
40+
#define ETH_PHY_TYPE ETH_PHY_W5500
41+
#define ETH_PHY_ADDR 1
42+
#define ETH_PHY_CS 9
43+
#define ETH_PHY_IRQ 13
44+
#define ETH_PHY_RST 14
45+
#define ETH_PHY_SPI_HOST SPI2_HOST
46+
#define ETH_PHY_SPI_SCK 10
47+
#define ETH_PHY_SPI_MISO 11
48+
#define ETH_PHY_SPI_MOSI 12
49+
50+
#endif /* Pins_Arduino_h */

0 commit comments

Comments
 (0)