Skip to content

Commit a48c3c8

Browse files
committed
fix(psram): Add support for ESP32-C5 PSRAM
1 parent 460d363 commit a48c3c8

File tree

3 files changed

+10
-0
lines changed

3 files changed

+10
-0
lines changed

Diff for: boards.txt

+5
Original file line numberDiff line numberDiff line change
@@ -210,6 +210,11 @@ esp32c5.menu.JTAGAdapter.bridge=ESP USB Bridge
210210
esp32c5.menu.JTAGAdapter.bridge.build.openocdscript=esp32c5-bridge.cfg
211211
esp32c5.menu.JTAGAdapter.bridge.build.copy_jtag_files=1
212212

213+
esp32c5.menu.PSRAM.disabled=Disabled
214+
esp32c5.menu.PSRAM.disabled.build.defines=
215+
esp32c5.menu.PSRAM.enabled=Enabled
216+
esp32c5.menu.PSRAM.enabled.build.defines=-DBOARD_HAS_PSRAM
217+
213218
esp32c5.menu.CDCOnBoot.default=Disabled
214219
esp32c5.menu.CDCOnBoot.default.build.cdc_on_boot=0
215220
esp32c5.menu.CDCOnBoot.cdc=Enabled

Diff for: cores/esp32/chip-debug-report.cpp

+3
Original file line numberDiff line numberDiff line change
@@ -67,6 +67,9 @@ static void printPkgVersion(void) {
6767
#elif CONFIG_IDF_TARGET_ESP32P4
6868
uint32_t pkg_ver = REG_GET_FIELD(EFUSE_RD_MAC_SYS_2_REG, EFUSE_PKG_VERSION);
6969
chip_report_printf("%lu", pkg_ver);
70+
#elif CONFIG_IDF_TARGET_ESP32C5
71+
uint32_t pkg_ver = REG_GET_FIELD(EFUSE_RD_MAC_SYS2_REG, EFUSE_PKG_VERSION);
72+
chip_report_printf("%lu", pkg_ver);
7073
#else
7174
chip_report_printf("Unknown");
7275
#endif

Diff for: cores/esp32/esp32-hal-psram.c

+2
Original file line numberDiff line numberDiff line change
@@ -29,6 +29,8 @@
2929
#include "esp32s3/rom/cache.h"
3030
#elif CONFIG_IDF_TARGET_ESP32P4
3131
#include "esp32p4/rom/cache.h"
32+
#elif CONFIG_IDF_TARGET_ESP32C5
33+
#include "esp32c5/rom/cache.h"
3234
#else
3335
#error Target CONFIG_IDF_TARGET is not supported
3436
#endif

0 commit comments

Comments
 (0)