49
49
50
50
#define I2C_SLAVE_USE_RX_QUEUE 0 // 1: Queue, 0: RingBuffer
51
51
52
- #if SOC_I2C_NUM > 1
52
+ #if SOC_HP_I2C_NUM > 1
53
53
#define I2C_SCL_IDX (p ) ((p == 0) ? I2CEXT0_SCL_OUT_IDX : ((p == 1) ? I2CEXT1_SCL_OUT_IDX : 0))
54
54
#define I2C_SDA_IDX (p ) ((p == 0) ? I2CEXT0_SDA_OUT_IDX : ((p == 1) ? I2CEXT1_SDA_OUT_IDX : 0))
55
55
#else
@@ -99,14 +99,14 @@ typedef union {
99
99
uint32_t val ;
100
100
} i2c_slave_queue_event_t ;
101
101
102
- static i2c_slave_struct_t _i2c_bus_array [SOC_I2C_NUM ] = {
102
+ static i2c_slave_struct_t _i2c_bus_array [SOC_HP_I2C_NUM ] = {
103
103
{& I2C0 , 0 , -1 , -1 , NULL , NULL , NULL , NULL , NULL , NULL , NULL , NULL , 0
104
104
#if !CONFIG_DISABLE_HAL_LOCKS
105
105
,
106
106
NULL
107
107
#endif
108
108
},
109
- #if SOC_I2C_NUM > 1
109
+ #if SOC_HP_I2C_NUM > 1
110
110
{& I2C1 , 1 , -1 , -1 , NULL , NULL , NULL , NULL , NULL , NULL , NULL , NULL , 0
111
111
#if !CONFIG_DISABLE_HAL_LOCKS
112
112
,
@@ -210,7 +210,7 @@ static bool i2cSlaveDetachBus(void *bus_i2c_num);
210
210
//=====================================================================================================================
211
211
212
212
esp_err_t i2cSlaveAttachCallbacks (uint8_t num , i2c_slave_request_cb_t request_callback , i2c_slave_receive_cb_t receive_callback , void * arg ) {
213
- if (num >= SOC_I2C_NUM ) {
213
+ if (num >= SOC_HP_I2C_NUM ) {
214
214
log_e ("Invalid port num: %u" , num );
215
215
return ESP_ERR_INVALID_ARG ;
216
216
}
@@ -224,7 +224,7 @@ esp_err_t i2cSlaveAttachCallbacks(uint8_t num, i2c_slave_request_cb_t request_ca
224
224
}
225
225
226
226
esp_err_t i2cSlaveInit (uint8_t num , int sda , int scl , uint16_t slaveID , uint32_t frequency , size_t rx_len , size_t tx_len ) {
227
- if (num >= SOC_I2C_NUM ) {
227
+ if (num >= SOC_HP_I2C_NUM ) {
228
228
log_e ("Invalid port num: %u" , num );
229
229
return ESP_ERR_INVALID_ARG ;
230
230
}
@@ -309,14 +309,14 @@ esp_err_t i2cSlaveInit(uint8_t num, int sda, int scl, uint16_t slaveID, uint32_t
309
309
310
310
if (i2c -> num == 0 ) {
311
311
periph_ll_enable_clk_clear_rst (PERIPH_I2C0_MODULE );
312
- #if SOC_I2C_NUM > 1
312
+ #if SOC_HP_I2C_NUM > 1
313
313
} else {
314
314
periph_ll_enable_clk_clear_rst (PERIPH_I2C1_MODULE );
315
315
#endif
316
316
}
317
317
318
318
i2c_ll_slave_init (i2c -> dev );
319
- i2c_ll_set_fifo_mode (i2c -> dev , true);
319
+ i2c_ll_slave_set_fifo_mode (i2c -> dev , true);
320
320
i2c_ll_set_slave_addr (i2c -> dev , slaveID , false);
321
321
i2c_ll_set_tout (i2c -> dev , I2C_LL_MAX_TIMEOUT );
322
322
i2c_slave_set_frequency (i2c , frequency );
@@ -337,13 +337,13 @@ esp_err_t i2cSlaveInit(uint8_t num, int sda, int scl, uint16_t slaveID, uint32_t
337
337
338
338
i2c_ll_disable_intr_mask (i2c -> dev , I2C_LL_INTR_MASK );
339
339
i2c_ll_clear_intr_mask (i2c -> dev , I2C_LL_INTR_MASK );
340
- i2c_ll_set_fifo_mode (i2c -> dev , true);
340
+ i2c_ll_slave_set_fifo_mode (i2c -> dev , true);
341
341
342
342
if (!i2c -> intr_handle ) {
343
343
uint32_t flags = ESP_INTR_FLAG_LOWMED | ESP_INTR_FLAG_SHARED ;
344
344
if (i2c -> num == 0 ) {
345
345
ret = esp_intr_alloc (ETS_I2C_EXT0_INTR_SOURCE , flags , & i2c_slave_isr_handler , i2c , & i2c -> intr_handle );
346
- #if SOC_I2C_NUM > 1
346
+ #if SOC_HP_I2C_NUM > 1
347
347
} else {
348
348
ret = esp_intr_alloc (ETS_I2C_EXT1_INTR_SOURCE , flags , & i2c_slave_isr_handler , i2c , & i2c -> intr_handle );
349
349
#endif
@@ -375,7 +375,7 @@ esp_err_t i2cSlaveInit(uint8_t num, int sda, int scl, uint16_t slaveID, uint32_t
375
375
}
376
376
377
377
esp_err_t i2cSlaveDeinit (uint8_t num ) {
378
- if (num >= SOC_I2C_NUM ) {
378
+ if (num >= SOC_HP_I2C_NUM ) {
379
379
log_e ("Invalid port num: %u" , num );
380
380
return ESP_ERR_INVALID_ARG ;
381
381
}
@@ -398,7 +398,7 @@ esp_err_t i2cSlaveDeinit(uint8_t num) {
398
398
}
399
399
400
400
size_t i2cSlaveWrite (uint8_t num , const uint8_t * buf , uint32_t len , uint32_t timeout_ms ) {
401
- if (num >= SOC_I2C_NUM ) {
401
+ if (num >= SOC_HP_I2C_NUM ) {
402
402
log_e ("Invalid port num: %u" , num );
403
403
return 0 ;
404
404
}
@@ -515,16 +515,16 @@ static bool i2c_slave_set_frequency(i2c_slave_struct_t *i2c, uint32_t clk_speed)
515
515
516
516
i2c_hal_clk_config_t clk_cal ;
517
517
#if SOC_I2C_SUPPORT_APB
518
- i2c_ll_cal_bus_clk (APB_CLK_FREQ , clk_speed , & clk_cal );
518
+ i2c_ll_master_cal_bus_clk (APB_CLK_FREQ , clk_speed , & clk_cal );
519
519
i2c_ll_set_source_clk (i2c -> dev , SOC_MOD_CLK_APB ); /*!< I2C source clock from APB, 80M*/
520
520
#elif SOC_I2C_SUPPORT_XTAL
521
- i2c_ll_cal_bus_clk (XTAL_CLK_FREQ , clk_speed , & clk_cal );
521
+ i2c_ll_master_cal_bus_clk (XTAL_CLK_FREQ , clk_speed , & clk_cal );
522
522
i2c_ll_set_source_clk (i2c -> dev , SOC_MOD_CLK_XTAL ); /*!< I2C source clock from XTAL, 40M */
523
523
#endif
524
524
i2c_ll_set_txfifo_empty_thr (i2c -> dev , a );
525
525
i2c_ll_set_rxfifo_full_thr (i2c -> dev , SOC_I2C_FIFO_LEN - a );
526
- i2c_ll_set_bus_timing (i2c -> dev , & clk_cal );
527
- i2c_ll_set_filter (i2c -> dev , 3 );
526
+ i2c_ll_master_set_bus_timing (i2c -> dev , & clk_cal );
527
+ i2c_ll_master_set_filter (i2c -> dev , 3 );
528
528
return true;
529
529
}
530
530
0 commit comments