Skip to content

Commit 07f3bbf

Browse files
committed
M5AtomS3
1 parent 893ecd7 commit 07f3bbf

File tree

2 files changed

+62
-13
lines changed

2 files changed

+62
-13
lines changed

boards.txt

+48-12
Original file line numberDiff line numberDiff line change
@@ -10967,18 +10967,36 @@ m5stack-atoms3.build.cdc_on_boot=0
1096710967
m5stack-atoms3.build.msc_on_boot=0
1096810968
m5stack-atoms3.build.dfu_on_boot=0
1096910969
m5stack-atoms3.build.f_cpu=240000000L
10970-
m5stack-atoms3.build.flash_size=16MB
10970+
m5stack-atoms3.build.flash_size=4MB
1097110971
m5stack-atoms3.build.flash_freq=80m
1097210972
m5stack-atoms3.build.flash_mode=dio
1097310973
m5stack-atoms3.build.boot=qio
1097410974
m5stack-atoms3.build.boot_freq=80m
1097510975
m5stack-atoms3.build.partitions=default
10976-
m5stack-atoms3.build.defines=-DBOARD_HAS_PSRAM
10976+
m5stack-atoms3.build.defines=
1097710977
m5stack-atoms3.build.loop_core=
1097810978
m5stack-atoms3.build.event_core=
10979-
m5stack-atoms3.build.psram_type=opi
10979+
m5stack-atoms3.build.psram_type=qspi
1098010980
m5stack-atoms3.build.memory_type={build.boot}_{build.psram_type}
1098110981

10982+
## IDE 2.0 Seems to not update the value
10983+
m5stack-atoms3.menu.JTAGAdapter.default=Integrated USB JTAG
10984+
m5stack-atoms3.menu.JTAGAdapter.default.build.openocdscript=esp32s3-builtin.cfg
10985+
m5stack-atoms3.menu.JTAGAdapter.external=FTDI Adapter
10986+
m5stack-atoms3.menu.JTAGAdapter.external.build.openocdscript=esp32s3-ftdi.cfg
10987+
m5stack-atoms3.menu.JTAGAdapter.bridge=ESP USB Bridge
10988+
m5stack-atoms3.menu.JTAGAdapter.bridge.build.openocdscript=esp32s3-bridge.cfg
10989+
10990+
m5stack-atoms3.menu.PSRAM.disabled=Disabled
10991+
m5stack-atoms3.menu.PSRAM.disabled.build.defines=
10992+
m5stack-atoms3.menu.PSRAM.disabled.build.psram_type=qspi
10993+
m5stack-atoms3.menu.PSRAM.enabled=QSPI PSRAM
10994+
m5stack-atoms3.menu.PSRAM.enabled.build.defines=-DBOARD_HAS_PSRAM
10995+
m5stack-atoms3.menu.PSRAM.enabled.build.psram_type=qspi
10996+
m5stack-atoms3.menu.PSRAM.opi=OPI PSRAM
10997+
m5stack-atoms3.menu.PSRAM.opi.build.defines=-DBOARD_HAS_PSRAM
10998+
m5stack-atoms3.menu.PSRAM.opi.build.psram_type=opi
10999+
1098211000
m5stack-atoms3.menu.FlashMode.qio=QIO 80MHz
1098311001
m5stack-atoms3.menu.FlashMode.qio.build.flash_mode=dio
1098411002
m5stack-atoms3.menu.FlashMode.qio.build.boot=qio
@@ -10989,6 +11007,26 @@ m5stack-atoms3.menu.FlashMode.qio120.build.flash_mode=dio
1098911007
m5stack-atoms3.menu.FlashMode.qio120.build.boot=qio
1099011008
m5stack-atoms3.menu.FlashMode.qio120.build.boot_freq=120m
1099111009
m5stack-atoms3.menu.FlashMode.qio120.build.flash_freq=80m
11010+
m5stack-atoms3.menu.FlashMode.dio=DIO 80MHz
11011+
m5stack-atoms3.menu.FlashMode.dio.build.flash_mode=dio
11012+
m5stack-atoms3.menu.FlashMode.dio.build.boot=dio
11013+
m5stack-atoms3.menu.FlashMode.dio.build.boot_freq=80m
11014+
m5stack-atoms3.menu.FlashMode.dio.build.flash_freq=80m
11015+
m5stack-atoms3.menu.FlashMode.opi=OPI 80MHz
11016+
m5stack-atoms3.menu.FlashMode.opi.build.flash_mode=dout
11017+
m5stack-atoms3.menu.FlashMode.opi.build.boot=opi
11018+
m5stack-atoms3.menu.FlashMode.opi.build.boot_freq=80m
11019+
m5stack-atoms3.menu.FlashMode.opi.build.flash_freq=80m
11020+
11021+
m5stack-atoms3.menu.FlashSize.4M=4MB (32Mb)
11022+
m5stack-atoms3.menu.FlashSize.4M.build.flash_size=4MB
11023+
m5stack-atoms3.menu.FlashSize.8M=8MB (64Mb)
11024+
m5stack-atoms3.menu.FlashSize.8M.build.flash_size=8MB
11025+
m5stack-atoms3.menu.FlashSize.8M.build.partitions=default_8MB
11026+
m5stack-atoms3.menu.FlashSize.16M=16MB (128Mb)
11027+
m5stack-atoms3.menu.FlashSize.16M.build.flash_size=16MB
11028+
#m5stack-atoms3.menu.FlashSize.32M=32MB (256Mb)
11029+
#m5stack-atoms3.menu.FlashSize.32M.build.flash_size=32MB
1099211030

1099311031
m5stack-atoms3.menu.LoopCore.1=Core 1
1099411032
m5stack-atoms3.menu.LoopCore.1.build.loop_core=-DARDUINO_RUNNING_CORE=1
@@ -11027,15 +11065,13 @@ m5stack-atoms3.menu.UploadMode.cdc=USB-OTG CDC (TinyUSB)
1102711065
m5stack-atoms3.menu.UploadMode.cdc.upload.use_1200bps_touch=true
1102811066
m5stack-atoms3.menu.UploadMode.cdc.upload.wait_for_upload_port=true
1102911067

11030-
m5stack-atoms3.menu.PartitionScheme.fatflash=16M Flash (2MB APP/12.5MB FATFS)
11031-
m5stack-atoms3.menu.PartitionScheme.fatflash.build.partitions=ffat
11032-
m5stack-atoms3.menu.PartitionScheme.fatflash.upload.maximum_size=2097152
11033-
m5stack-atoms3.menu.PartitionScheme.app3M_fat9M_16MB=16M Flash (3MB APP/9.9MB FATFS)
11034-
m5stack-atoms3.menu.PartitionScheme.app3M_fat9M_16MB.build.partitions=app3M_fat9M_16MB
11035-
m5stack-atoms3.menu.PartitionScheme.app3M_fat9M_16MB.upload.maximum_size=3145728
11036-
m5stack-atoms3.menu.PartitionScheme.rainmaker=RainMaker
11037-
m5stack-atoms3.menu.PartitionScheme.rainmaker.build.partitions=rainmaker
11038-
m5stack-atoms3.menu.PartitionScheme.rainmaker.upload.maximum_size=3145728
11068+
m5stack-atoms3.menu.PartitionScheme.default=Default 4MB with spiffs (1.2MB APP/1.5MB SPIFFS)
11069+
m5stack-atoms3.menu.PartitionScheme.default.build.partitions=default
11070+
m5stack-atoms3.menu.PartitionScheme.defaultffat=Default 4MB with ffat (1.2MB APP/1.5MB FATFS)
11071+
m5stack-atoms3.menu.PartitionScheme.defaultffat.build.partitions=default_ffat
11072+
m5stack-atoms3.menu.PartitionScheme.default_8MB=8M with spiffs (3MB APP/1.5MB SPIFFS)
11073+
m5stack-atoms3.menu.PartitionScheme.default_8MB.build.partitions=default_8MB
11074+
m5stack-atoms3.menu.PartitionScheme.default_8MB.upload.maximum_size=3342336
1103911075

1104011076
m5stack-atoms3.menu.CPUFreq.240=240MHz (WiFi)
1104111077
m5stack-atoms3.menu.CPUFreq.240.build.f_cpu=240000000L

variants/m5stack_atoms3/pins_arduino.h

+14-1
Original file line numberDiff line numberDiff line change
@@ -2,10 +2,23 @@
22
#define Pins_Arduino_h
33

44
#include <stdint.h>
5+
#include "soc/soc_caps.h"
6+
7+
#define USB_VID 0x303a
8+
#define USB_PID 0x1001
59

610
#define EXTERNAL_NUM_INTERRUPTS 46
711
#define NUM_DIGITAL_PINS 48
8-
#define NUM_ANALOG_INPUTS 18
12+
#define NUM_ANALOG_INPUTS 20
13+
14+
// Some boards have too low voltage on this pin (board design bug)
15+
// Use different pin with 3V and connect with 48
16+
// and change this setup for the chosen pin (for example 38)
17+
static const uint8_t LED_BUILTIN = SOC_GPIO_PIN_COUNT + 48;
18+
#define BUILTIN_LED LED_BUILTIN // backward compatibility
19+
#define LED_BUILTIN LED_BUILTIN
20+
#define RGB_BUILTIN LED_BUILTIN
21+
#define RGB_BRIGHTNESS 64
922

1023
#define analogInputToDigitalPin(p) \
1124
(((p) < 20) ? (analogChannelToDigitalPin(p)) : -1)

0 commit comments

Comments
 (0)