Skip to content

Commit 167ffb8

Browse files
committed
Added missing generated_files target to jsil
Fixes: #948
1 parent eb68db4 commit 167ffb8

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

src/jsil/Makefile

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -37,6 +37,8 @@ jsil_y.tab.h: jsil_y.tab.cpp
3737
jsil_lex.yy.cpp: scanner.l
3838
$(LEX) -Pyyjsil -o$@ scanner.l
3939

40+
generated_files: jsil_lex.yy.cpp jsil_y.tab.cpp jsil_y.tab.h
41+
4042
# extra dependencies
4143
jsil_y.tab$(OBJEXT): jsil_y.tab.cpp jsil_y.tab.h
4244
jsil_lex.yy$(OBJEXT): jsil_y.tab.cpp jsil_lex.yy.cpp jsil_y.tab.h

0 commit comments

Comments
 (0)