Skip to content

Commit 4ac6bb1

Browse files
committed
Add CI setup for stm32-lvgl
1 parent 7528100 commit 4ac6bb1

File tree

3 files changed

+19
-7
lines changed

3 files changed

+19
-7
lines changed

.github/workflows/build-stm.yml

+14-3
Original file line numberDiff line numberDiff line change
@@ -16,13 +16,17 @@ jobs:
1616
strategy:
1717
fail-fast: false
1818
matrix:
19-
example: [stm32-blink]
19+
example: [stm32-blink, stm32-lvgl]
2020
swift: [swift-DEVELOPMENT-SNAPSHOT-2025-03-04-a]
2121

2222
steps:
2323
- name: Checkout repo
2424
uses: actions/checkout@v4
2525

26+
- name: Fixup for running locally in act
27+
if: ${{ env.ACT }}
28+
run: echo /opt/acttoolcache/node/18.20.8/x64/bin >> $GITHUB_PATH
29+
2630
- name: Set up Python
2731
uses: actions/setup-python@v5
2832
with:
@@ -42,5 +46,12 @@ jobs:
4246
- name: Build ${{ matrix.example }}
4347
working-directory: ${{ matrix.example }}
4448
run: |
45-
export STM_BOARD=STM32F746G_DISCOVERY
46-
./build-elf.sh
49+
if [[ "${{ matrix.example }}" == "stm32-blink" ]]; then
50+
export STM_BOARD=STM32F746G_DISCOVERY
51+
./build-elf.sh
52+
elif [[ "${{ matrix.example }}" == "stm32-lvgl" ]]; then
53+
./fetch-dependencies.sh
54+
make
55+
else
56+
exit 1
57+
fi

Tools/elf2hex.py

+4-3
Original file line numberDiff line numberDiff line change
@@ -43,9 +43,10 @@ def main():
4343
outf = open(args.output, "wb")
4444

4545
relocations = {}
46-
for r in args.relocate:
47-
(a, b) = r.split(":")
48-
relocations[int(a, 16)] = int(b, 16)
46+
if args.relocate is not None:
47+
for r in args.relocate:
48+
(a, b) = r.split(":")
49+
relocations[int(a, 16)] = int(b, 16)
4950

5051
def emitrecord(record):
5152
checksum = 0

stm32-lvgl/fetch-dependencies.sh

+1-1
Original file line numberDiff line numberDiff line change
@@ -60,4 +60,4 @@ fi
6060
###
6161

6262
rm -rf ./lvgl || true
63-
git clone git@github.com:lvgl/lvgl.git --branch release/v9.2
63+
git clone https://github.com/lvgl/lvgl.git --branch release/v9.2

0 commit comments

Comments
 (0)