@@ -3021,19 +3021,19 @@ match name {
3021
3021
"llvm.x86.avx512.cvtss2usi64" => "__builtin_ia32_cvtss2usi64" ,
3022
3022
"llvm.x86.avx512.cvttsd2si" => "__builtin_ia32_vcvttsd2si32" ,
3023
3023
"llvm.x86.avx512.cvttsd2si64" => "__builtin_ia32_vcvttsd2si64" ,
3024
- "llvm.x86.avx512.cvttsd2usi" => "__builtin_ia32_cvttsd2usi " ,
3025
- // [DUPLICATE]: "llvm.x86.avx512.cvttsd2usi" => "__builtin_ia32_vcvttsd2usi32 ",
3026
- "llvm.x86.avx512.cvttsd2usi64" => "__builtin_ia32_cvttsd2usi64 " ,
3027
- // [DUPLICATE]: "llvm.x86.avx512.cvttsd2usi64" => "__builtin_ia32_vcvttsd2usi64 ",
3024
+ "llvm.x86.avx512.cvttsd2usi" => "__builtin_ia32_vcvttsd2usi32 " ,
3025
+ // [DUPLICATE]: "llvm.x86.avx512.cvttsd2usi" => "__builtin_ia32_cvttsd2usi ",
3026
+ "llvm.x86.avx512.cvttsd2usi64" => "__builtin_ia32_vcvttsd2usi64 " ,
3027
+ // [DUPLICATE]: "llvm.x86.avx512.cvttsd2usi64" => "__builtin_ia32_cvttsd2usi64 ",
3028
3028
"llvm.x86.avx512.cvttss2si" => "__builtin_ia32_vcvttss2si32" ,
3029
3029
"llvm.x86.avx512.cvttss2si64" => "__builtin_ia32_vcvttss2si64" ,
3030
- "llvm.x86.avx512.cvttss2usi" => "__builtin_ia32_cvttss2usi " ,
3031
- // [DUPLICATE]: "llvm.x86.avx512.cvttss2usi" => "__builtin_ia32_vcvttss2usi32 ",
3032
- "llvm.x86.avx512.cvttss2usi64" => "__builtin_ia32_cvttss2usi64 " ,
3033
- // [DUPLICATE]: "llvm.x86.avx512.cvttss2usi64" => "__builtin_ia32_vcvttss2usi64 ",
3030
+ "llvm.x86.avx512.cvttss2usi" => "__builtin_ia32_vcvttss2usi32 " ,
3031
+ // [DUPLICATE]: "llvm.x86.avx512.cvttss2usi" => "__builtin_ia32_cvttss2usi ",
3032
+ "llvm.x86.avx512.cvttss2usi64" => "__builtin_ia32_vcvttss2usi64 " ,
3033
+ // [DUPLICATE]: "llvm.x86.avx512.cvttss2usi64" => "__builtin_ia32_cvttss2usi64 ",
3034
3034
"llvm.x86.avx512.cvtusi2sd" => "__builtin_ia32_cvtusi2sd" ,
3035
- "llvm.x86.avx512.cvtusi2ss" => "__builtin_ia32_cvtusi2ss " ,
3036
- // [DUPLICATE]: "llvm.x86.avx512.cvtusi2ss" => "__builtin_ia32_cvtusi2ss32 ",
3035
+ "llvm.x86.avx512.cvtusi2ss" => "__builtin_ia32_cvtusi2ss32 " ,
3036
+ // [DUPLICATE]: "llvm.x86.avx512.cvtusi2ss" => "__builtin_ia32_cvtusi2ss ",
3037
3037
"llvm.x86.avx512.cvtusi642sd" => "__builtin_ia32_cvtusi2sd64" ,
3038
3038
// [DUPLICATE]: "llvm.x86.avx512.cvtusi642sd" => "__builtin_ia32_cvtusi642sd",
3039
3039
"llvm.x86.avx512.cvtusi642ss" => "__builtin_ia32_cvtusi2ss64" ,
@@ -3479,10 +3479,10 @@ match name {
3479
3479
"llvm.x86.avx512.rcp14.ss" => "__builtin_ia32_rcp14ss_mask" ,
3480
3480
"llvm.x86.avx512.rcp28.pd" => "__builtin_ia32_rcp28pd_mask" ,
3481
3481
"llvm.x86.avx512.rcp28.ps" => "__builtin_ia32_rcp28ps_mask" ,
3482
- "llvm.x86.avx512.rcp28.sd" => "__builtin_ia32_rcp28sd_mask " ,
3483
- // [DUPLICATE]: "llvm.x86.avx512.rcp28.sd" => "__builtin_ia32_rcp28sd_round_mask ",
3484
- "llvm.x86.avx512.rcp28.ss" => "__builtin_ia32_rcp28ss_mask " ,
3485
- // [DUPLICATE]: "llvm.x86.avx512.rcp28.ss" => "__builtin_ia32_rcp28ss_round_mask ",
3482
+ "llvm.x86.avx512.rcp28.sd" => "__builtin_ia32_rcp28sd_round_mask " ,
3483
+ // [DUPLICATE]: "llvm.x86.avx512.rcp28.sd" => "__builtin_ia32_rcp28sd_mask ",
3484
+ "llvm.x86.avx512.rcp28.ss" => "__builtin_ia32_rcp28ss_round_mask " ,
3485
+ // [DUPLICATE]: "llvm.x86.avx512.rcp28.ss" => "__builtin_ia32_rcp28ss_mask ",
3486
3486
"llvm.x86.avx512.rndscale.sd" => "__builtin_ia32_rndscalesd" ,
3487
3487
"llvm.x86.avx512.rndscale.ss" => "__builtin_ia32_rndscaless" ,
3488
3488
"llvm.x86.avx512.rsqrt14.pd.128" => "__builtin_ia32_rsqrt14pd128_mask" ,
@@ -3495,10 +3495,10 @@ match name {
3495
3495
"llvm.x86.avx512.rsqrt14.ss" => "__builtin_ia32_rsqrt14ss_mask" ,
3496
3496
"llvm.x86.avx512.rsqrt28.pd" => "__builtin_ia32_rsqrt28pd_mask" ,
3497
3497
"llvm.x86.avx512.rsqrt28.ps" => "__builtin_ia32_rsqrt28ps_mask" ,
3498
- "llvm.x86.avx512.rsqrt28.sd" => "__builtin_ia32_rsqrt28sd_mask " ,
3499
- // [DUPLICATE]: "llvm.x86.avx512.rsqrt28.sd" => "__builtin_ia32_rsqrt28sd_round_mask ",
3500
- "llvm.x86.avx512.rsqrt28.ss" => "__builtin_ia32_rsqrt28ss_mask " ,
3501
- // [DUPLICATE]: "llvm.x86.avx512.rsqrt28.ss" => "__builtin_ia32_rsqrt28ss_round_mask ",
3498
+ "llvm.x86.avx512.rsqrt28.sd" => "__builtin_ia32_rsqrt28sd_round_mask " ,
3499
+ // [DUPLICATE]: "llvm.x86.avx512.rsqrt28.sd" => "__builtin_ia32_rsqrt28sd_mask ",
3500
+ "llvm.x86.avx512.rsqrt28.ss" => "__builtin_ia32_rsqrt28ss_round_mask " ,
3501
+ // [DUPLICATE]: "llvm.x86.avx512.rsqrt28.ss" => "__builtin_ia32_rsqrt28ss_mask ",
3502
3502
"llvm.x86.avx512.scatter.dpd.512" => "__builtin_ia32_scattersiv8df" ,
3503
3503
"llvm.x86.avx512.scatter.dpi.512" => "__builtin_ia32_scattersiv16si" ,
3504
3504
"llvm.x86.avx512.scatter.dpq.512" => "__builtin_ia32_scattersiv8di" ,
0 commit comments