Skip to content

Commit 856468a

Browse files
committed
Update ch9328_simpletest.py
1 parent 1d44f59 commit 856468a

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

examples/ch9328_simpletest.py

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -14,10 +14,12 @@
1414
# pylint: disable=simplifiable-condition
1515
if "CE0" and "CE1" in dir(board):
1616
import serial
17+
1718
uart = serial.Serial("/dev/ttyS0", baudrate=9600, timeout=3000)
1819
# otherwise use busio
1920
else:
2021
import busio
22+
2123
uart = busio.UART(board.TX, board.RX, baudrate=9600)
2224
ch9328 = Adafruit_CH9328(uart)
2325

0 commit comments

Comments
 (0)